ANALOG AND DIGITAL ELECTRONICS [As per Choice Based Credit System (CBCS) scheme] (Effective from the academic year 2017 -2018)

Subject Code	17CS32	IA Marks	40	
Number of Lecture Hours/Week	04	Exam Marks	60	
and the service of the control of th	50	Exam Hours	03	
Total Number of Lecture Hours	CREDI			
	CREDI	13 – 04		Tanahina
Module -1				Teaching Hours
Field Effect Transistors: Junction Fiel and MOSFETs, Biasing MOSFETs, F Integrated Circuit(IC) Multivibrators. I Opamp, Performance Parameters, Op Circuit, Comparator, Active Filters, Voltage Converter, Voltage-To-Current Text book 1:- Ch5: 5.2, 5.3, 5.5, 5.8, 5.17.15, 17.18, 17.19, 17.20, 17.21.)	ET Applications, introduction to C erational Amplit Non-Linear Ampl Converter.	CMOS Devices. Wave perational Amplifier: fier Application Circuifier, Relaxation Oscil	-Shaping Circuits: Ideal v/s practical its:Peak Detector lator, Current-To-	10 Hours
Module -2				
Combinational Logic Circuits: Sum- Quads, and Octets, Karnaugh Simplif Product-of-sums simplifications, Simple covers, HDL Implementation Models.	of-Products Meth- ications, Don't-ca ification by Quine	od, Truth Table to Kar re Conditions, Product	naugh Map, Pairs of-sums Method,	10 Hours
Combinational Logic Circuits: Sum- Quads, and Octets, Karnaugh Simplif Product-of-sums simplifications, Simple covers, HDL Implementation Models. Fext book 2:- Ch2: 2.4, 2.5. Ch3: 3.2 t	of-Products Meth- ications, Don't-ca ification by Quine	od, Truth Table to Kar re Conditions, Product	naugh Map, Pairs of-sums Method,	10 Hours
Combinational Logic Circuits: Sum- Quads, and Octets, Karnaugh Simplif Product-of-sums simplifications, Simplicovers, HDL Implementation Models. Fext book 2:- Ch2: 2.4, 2.5. Ch3: 3.2 to Module – 3	of-Products Meth- ications, Don't-ca ification by Quine o 3.11.	od, Truth Table to Kar re Conditions, Product -McClusky Method, Ha	naugh Map, Pairs of-sums Method, azards and Hazard	10 Hours
Combinational Logic Circuits: Sum- Quads, and Octets, Karnaugh Simplifications, Simplifications, Simplifications, Simplifications, HDL Implementation Models. Text book 2:- Ch2: 2.4, 2.5. Ch3: 3.2 to Module – 3 Data-Processing Circuits: Multiplexed Decoders, Seven Segment Decoders, Checkers, Magnitude Comparator, Programplementation of Data Processing Circuits: Flip-Flops: RS Flip-Flops, Gated Flip-Flops, Edge-triggered JK FLIP-FLOPs, Edge-triggered JK FLIP-FLOPs, Edge-triggered JK FLIP-FLOPs	of-Products Methodications, Don't-calification by Quine o 3.11. ers, Demultiplexed Encoders, Exclusive Encoders, Exclusive Encoders, Exclusive Encoders, Exclusive Encoders, Edge-trigon Edge-trigon Edge-trigon Edge-trigon	od, Truth Table to Kar re Conditions, Product re-McClusky Method, Har rs, 1-of-16 Decoder, usive-OR Gates, Parity Logic, Programmable L Building Blocks, Arith gered RS FLIP-FLOP,	BCD to Decimal y Generators and Logic Arrays, HDL hmetic Logic Unit Edge-triggered D	10 Hours
The Basic Gates: Review of Basic Log Combinational Logic Circuits: Sum-Quads, and Octets, Karnaugh Simplifications, Simplifications, HDL Implementation Models. Text book 2:- Ch2: 2.4, 2.5. Ch3: 3.2 to Module – 3 Data-Processing Circuits: Multiplexed Decoders, Seven Segment Decoders, Checkers, Magnitude Comparator, Programplementation of Data Processing Circuits: Flip-Flops: RS Flip-Flops, Gated Flip-Flops: RS Flip-Flops, Gated Flip-Flops: Edge-triggered JK FLIP-Frext book 2:- Ch 4:- 4.1 to 4.9, 4.11, 4. Module-4	of-Products Methodications, Don't-calification by Quine o 3.11. ers, Demultiplexed Encoders, Exclusive Encoders, Exclusive Encoders, Exclusive Encoders, Exclusive Encoders, Edge-trigon Edge-trigon Edge-trigon Edge-trigon	od, Truth Table to Kar re Conditions, Product re-McClusky Method, Har rs, 1-of-16 Decoder, usive-OR Gates, Parity Logic, Programmable L Building Blocks, Arith gered RS FLIP-FLOP,	BCD to Decimal y Generators and Logic Arrays, HDL hmetic Logic Unit Edge-triggered D	

Module-5

Counters: Decade Counters, Presettable Counters, Counter Design as a Synthesis problem, A Digital Clock, Counter Design using HDL. D/A Conversion and A/D Conversion: Variable, Resistor Networks, Binary Ladders, D/A Converters, D/A Accuracy and Resolution, A/D Converter-Simultaneous Conversion, A/D Converter-Counter Method, Continuous A/D Conversion, A/D Techniques, Dual-slope A/D Conversion, A/D Accuracy and Resolution. Text book 2:- Ch 10: 10.5 to 10.9. Ch 12: 12.1 to 12.10

10 Hours

Course outcomes: After Studying this course, students will be able to

- Explain the operation of JFETs and MOSFETs, Operational Amplifier circuits and their application
- Explain Combinational Logic, Simplification Techniques using Karnaugh Maps, Quine McClusky
- Demonstrate Operation of Decoders, Encoders, Multiplexers, Adders and Subtractors, working of Latches, Flip-Flops, Designing Registers, Counters, A/D and D/A Converters
- Design of Counters, Registers and A/D & D/A converters

Question paper pattern:

The question paper will have ten questions.

There will be 2 questions from each module.

Each question will have questions covering all the topics under a module.

The students will have to answer 5 full questions, selecting one full question from each module.

Text Books:

1. Anil K Maini, Varsha Agarwal: Electronic Devices and Circuits, Wiley, 2012.

2. Donald P Leach, Albert Paul Malvino & Goutam Saha: Digital Principles and Applications, 8th Edition, Tata McGraw Hill, 2015

Reference Books:

- 1. Stephen Brown, Zvonko Vranesic: Fundamentals of Digital Logic Design with VHDL, 2nd Edition, Tata
- 2. R D Sudhaker Samuel: Illustrative Approach to Logic Design, Sanguine-Pearson, 2010.
- 3. M Morris Mano: Digital Logic and Computer Design, 10th Edition, Pearson, 2008.

Dept. Of Information Science & Engineering Alva's Institute of Engg. & Technology Mijar, MOODBIDRI - 574 225