#### VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI

#### Scheme of Teaching and Examination 2018-19

Outcome Based Education (OBE) and Choice Based Credit System (CBCS)

(Effective from the academic year 2018 - 19)

Programme: B.E: Electronics & Communication Engineering

 $\omega$ 

III SEMESTER Teaching Hours/Week Examination Teaching Department Practical/ Drawing Marks Marks **Total Marks** Theory Lecture Duration in Tutorial hours Course and Sl. **Course Title** Course Code No SEE CIE P T L Transform Calculus, Fourier Series and Numerical Mathe 100 3 03 40 60 2 2 BSC 18MAT31 Techniques matics 100 4 03 40 60 18EC32 Network Theory **PCC** 60 100 3 18EC33 Electronic Devices 3 0 03 40 3 PCC --3 03 40 60 100 0 4 PCC 18EC34 Digital System Design 40 60 100 -3 Computer Organization & Architecture 0 03 5 18EC35 **PCC** 3 03 40 60 100 18EC36 Power Electronics & Instrumentation 3 0 6 **PCC** --2 60 100 Electronic Devices & Instrumentation Laboratory 2 2 03 40 PCC 18ECL37 --2 03 40 60 100 2 18ECL38 Digital System Design Laboratory 8 **PCC** Vyavaharika Kannada (Kannada for Communication)/ 18KVK39/49 2 100 Aadalitha Kannada (Kannada for Administration) HSMC 18KAK39/49 **HSMC** 100 9 OR Constitution of India, Professional Ethics and Cyber 02 40 60 18CPC39/49 Examination is by objective type questions 17 420 480 10 24 TOTAL OR OR 04 OR OR OR 900 24 540

H.O.D.

Dept. Of Bleckronics & Communication
Alvathology

3.4.3. Technology

26

360

08

18

for the award of degree.

Note: BSC: Basic Science, PCC: Professional Core, HSMC: Humanity and Social Science, NCMC: Non-credit mandatory course. 18KVK39 Vyavaharika Kannada (Kannada for communication) is for non-Kannada speaking, reading and writing students and 18KAK39 Aadalitha Kannada (Kannada for Administration) is for students who speak, read and write Kannada. Course prescribed to lateral entry Diploma holders admitted to III semester of Engineering programs **NCMC** 10 Additional Mathematics - I 18MATDIP31 Mathematics<sup>1</sup> 03 60 100 (a) The mandatory non - credit courses Additional Mathematics I and II prescribed for III and IV semesters respectively, to the lateral entry Diploma holders admitted to III semester of BE/B.Tech programs, shall attend the classes during the respective semesters to complete all the formalities of the course and appear for the University examination. In case, any student fails to register for the said course/fails to secure the minimum 40% of the prescribed CIE marks, he/she shall be deemed to have secured F grade. In such a case, the students have to fulfill the requirements during subsequent semester/s to appear for SEE. (b) These Courses shall not be considered for vertical progression, but completion of the courses shall be mandatory for the award of degree.

AICTE Activity Points to be earned by students admitted to BE/B. Tech/B. Plan day college programme (For more details refer to Chapter 6, AICTE Activity Point Programme, Model Internship Guidelines):

Courses prescribed to lateral entry B. Sc degree holders admitted to III semester of Engineering programs

Lateral entrant students from B.Sc. Stream, shall clear the non-credit courses Engineering Graphics and Elements of Civil Engineering and Mechanics of the First Year Engineering Programme. These Courses shall not be considered for vertical progression, but completion of the courses shall be mandatory

Over and above the academic grades, every Day College regular student admitted to the 4 years Degree programme and every student entering 4 years Degree programme through lateral entry, shall earn 100 and 75 Activity Points respectively for the award of degree through AICTE Activity Point Programme. Students transferred from other Universities to fifth semester are required to earn 50 Activity Points from the year of entry to VTU. The Activity Points earned shall be reflected on the student's eighth semester Grade Card.

The activities can be can be spread over the years, anytime during the semester weekends and holidays, as per the liking and convenience of the student from the year of entry to the programme. However, minimum hours' requirement should be fulfilled. Activity Points (non-credit) have no effect on SGPA/CGPA and shall not be considered for vertical progression.

In case students fail to earn the prescribed activity Points, Eighth semester Grade Card shall be issued only after earning the required activity Points. Students shall be admitted for the award of degree only after the release of the Eighth semester Grade Card.

D.V.9.

### VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI

### Scheme of Teaching and Examination 2018 - 19

## Outcome Based Education (OBE) and Choice Based Credit System (CBCS)

(Effective from the academic year 2018 - 19)

Programme: B.E: Electronics & Communication Engineering

	1		IV SEMES	TER								
				Teaching Department	Teachir	g Hours	/Week		Exam	ination		
Sl. N o	Course and Course code				Theory	Tutorial	Practical/ Drawing	Duration in hours	CIE Marks	SEE Marks	Fotal Marks	Credits
1	BSC	18MAT41	Complex Analysis, Probability and Statistical Methods	Mathe matics	2 2	2		03	40	60	100	3
2	PCC	18EC42	Analog Circuits		3	2		03	40	60	100	4
3	PCC	18EC43	Control Systems		3	0		03	40	60	100	3
4	PCC	18EC44	Engineering Statistics & Linear Algebra		3	0		03	40	60	100	3
5	PCC :	18EC45	Signals & Systems		3	0		03	40	60	100	3
6	PCC	18EC46	Microcontroller		3	0		03	40	60	100	3
7	PCC	18ECL47	Microcontroller Laboratory			2	2	03	40	60	100	2
8	PCC	18ECL48	Analog Circuits Laboratory			2	2	03	40	60	100	2
	C	18KVK39/49 18KAK39/49	Vyavaharika Kannada (Kannada for Communication) Aadalitha Kannada (Kannada for Administration)	HSM		2			100			
9	HSMC		OR	C							100	1
	H	18CPC39/49	Constitution of India, Professional Ethics and Cyber Law		1 Exa	 mination	is by obj	02 ective typ	e question	60 ns		
		1		•	17	10		24	420	480		
				TOTAL	OR	OR	04	OR	OR	OR	900	24
					18	08		26	360	540		l '

D.V. H.O.D.

Dept. Of Electronics & Communication Alva': Institute of Elegy & Technology Mijer, MOODBIDR: 574-225 Note: BSC: Basic Science, PCC: Professional Core, HSMC: Humanity and Social Science, NCMC: Non-credit mandatory course.

18KVK39/49 Vyavaharika Kannada (Kannada for communication) is for non-Kannada speaking, reading and writing students and 18KAK39/49 Aadalitha Kannada (Kannada for Administration) is for students who speak, read and write Kannada.

	Course prescribed to lateral entry Diploma holders admitted to III semester of Engineering programs											
10	NCMC	18MATDIP41	Additional Mathematics – II	Mathematics	02	01		03	40	60	100	0
									1	. 1	. D 1	


(a)The mandatory non – credit courses Additional Mathematics I and II prescribed for III and IV semesters respectively, to the lateral entry Diploma holders admitted to III semester of BE/B.Tech programs, shall attend the classes during the respective semesters to complete all the formalities of the course and appear for the University examination. In case, any student fails to register for the said course/ fails to secure the minimum 40% of the prescribed CIE marks, he/she shall be deemed to have secured F grade. In such a case, the students have to fulfill the requirements during subsequent semester/s to appear for SEE.

(b) These Courses shall not be considered for vertical progression, but completion of the courses shall be mandatory for the award of degree.

### Courses prescribed to lateral entry B. Sc degree holders admitted to III semester of Engineering programs

Lateral entrant students from B.Sc. Stream, shall clear the non-credit courses Engineering Graphics and Elements of Civil Engineering and Mechanics of the First Year Engineering Programme. These Courses shall not be considered for vertical progression, but completion of the courses shall be mandatory for the award of degree.

AICTE activity Points: In case students fail to earn the prescribed activity Points, Eighth semester Grade Card shall be issued only after earning the required activity Points. Students shall be admitted for the award of degree only after the release of the Eighth semester Grade Card.



### VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI

Scheme of Teaching and Examination 2018 - 19

Outcome Based Education (OBE) and Choice Based Credit System (CBCS)

(Effective from the academic year 2018 – 19)

Programme: B.E: Electronics & Communication Engineering

V SEMESTER

					Teachin	g Hour	s /Week		Exami	ination		
Sl. No		urse and urse code	Course Title	Teaching Department	Theory Lecture	T Tutorial	Practical/ Drawing	Duration in hours	CIE Marks	SEE Marks	Total Marks	Credits
		T	Technological Innovation				1				100	
1	HSMC	18ES51	Management and Entrepreneurship		3	0		03	40	60	100	3
2	PCC	18EC52	Digital Signal Processing		3	2		03	40	60	100	4
3	PCC	18EC53	Principles of Communication Systems		3	2		03	40	60	100	4
4	PCC	18EC54	Information Theory & Coding		3			03	40	60	100	3
5	PCC	18EC55	Electromagnetic Waves		3			03	40	60	100	3
6	PCC	18EC56	Verilog HDL		3			03	40	60	100	3
7	PCC	18ECL57	Digital Signal Processing Laboratory			2	2	03	40	60	100	2
8	PCC	18ECL58	HDL Laboratory			2	2	03	40	60	100	2
				Civil/Environmental								
9	HSMC	18CIV59	Environmental Studies	[Paper setting: Civil Engineering Board]	1			02	40	60	100	1
	1		.1	TOTAL	19	8	4	26	360	540	900	25

Note: PCC: Professional Core, HSMC: Humanity and Social Science.

AICTE activity Points: In case students fail to earn the prescribed activity Points, Eighth semester Grade Card shall be issued only after earning the required activity Points.

Students shall be admitted for the award of degree only after the release of the Eighth semester Grade Card.

D.V. J

H. O. D.

Dept. Of Electronics & Communication
Alva's instrumed Strop & Technology
Mujer, MOCDELEN: -574-22:

### VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI

Scheme of Teaching and Examination 2018 - 19

Outcome Based Education (OBE) and Choice Based Credit System (CBCS)

(Effective from the academic year 2018 - 19)

Programme: B.E: Electronics & Communication Engineering

				VI SEMESTER			~~.						
					Teaching Hours /Week			Examination					
Sl. No		se and se code	Course Title	Teaching	Theory	Tutorial	Practical/ Drawing	Duration in hours	CIE Marks	SEE Marks	Total Marks	Credits	
					L	T	P	0.2	40		100	4	
1	PCC	18EC61	Digital Communication		3	2		03	40	60	100	4	
2	PCC	18EC62	Embedded Systems		3	2		03	40	60	100	4	
3	PCC	18EC63	Microwave and Antennas		3	2		03	40	60	100	4	
4	PEC	18XX64X	Professional Elective -1		3	~-		03	40	60	100	3	
5	OEC	18XX65X	Open Elective -A		3			03	40	60	100	3	
6	PCC	18ECL66	Embedded Systems Laboratory			2	2	03	40	60	100	2	
7	PCC	18ECL67	Communication Laboratory			2	2	03	40	60	100	2	
8	MP	18ECMP68	Mini-project				2	03	40	60	100	2	
9	Internship		Internship	To be carried out	during the v	acation/s	of VI and V	II semest	ers and /o	r VII and	VIII sem	_	
	•		•	TOTAL	15	10	6	24	320	480	800	24	

Note: PCC: Professional core, PEC: Professional Elective, OE: Open Elective, MP: Mini-project.							
Professional Elective -1							
Course code under 18XX64X	Course Title						
18EC641	Operating System						
18EC642	Artificial Neural Networks						
18EC643	Data Structures using C++						
18EC644	Digital System Design Using Verilog						
18EC645	Nanoelectronics						
18EC646	Python Application Programming						

H. O. D.

Dept Of Floctronics & Communication
Alvator Spring Also B Contrology

18EC653	Virtual Instrumentation				
18EC654	Microcontrollers				
18EC655	Basic VLSI Design				
r to the list of open electives under 18XX65X).  an open elective shall not be allowed if,  idate has studied the same course during the previous ser  bus content of open elective is similar to that of the Depar  course, under any category, is prescribed in the higher se	tmental core courses or professional electives. mesters of the programme.				
to electives shall be documented under the guidance of Programme Coordinator/ Advisor/Mentor.  ct work:  e ability/abilities of the student/s and recommendations of the mentor, a single discipline or a multidisciplinary Mentor of an individual student or to a group having not more than 4 students.  ure for Mini-project:  iscipline: The CIE marks shall be awarded by a committee consisting of the Head of the concerned Department and others of the Department, one of whom shall be the Guide.  irks awarded for the Mini-project work, shall be based on the evaluation of project report, project presentation of answer session in the ratio 50:25:25:25. The marks awarded for the project report shall be the same for all the batch					
sciplinary: Continuous Internal Evaluation shall be group wise at the college level with the participation of all the sawarded for the Mini-project, shall be based on the evaluation of project report, project presentation skill and sion in the ratio 50:25:25. The marks awarded for the project report shall be the same for all the batch mates.  ii-project:  liscipline: Contribution to the Mini-project and the performance of each group member shall be assessed individual to the same for the distribution to the Mini-project and the performance of each group member shall be assessed individual to the same for the same for the same for all the same for the same for the same for the batch mates.					

examination after satisfying the internship requirements. rity Points: In case students fail to earn the prescribed activity Points, Eighth semester Grade Card shall be issued on required activity Points. Students shall be admitted for the award of degree only after the release of the Eighth seme

gree. Those, who do not take-up/complete during s

Dept. Of Electronics & Communication Alvatin again and a Krachnology Mi. . . MUUUDDDH - 574 225

### VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI

Scheme of Teaching and Examination 2018 - 19

Outcome Based Education (OBE) and Choice Based Credit System (CBCS)

(Effective from the academic year 2018 - 19)

Programme: B.E: Electronics & Communication Engineering

			VII SI	EMESTER								
					Teachir	ng Hours	/Week		Examir	nation		
Sl. No	Cours Cours		Course Title	Teaching Department	Theory Lecture	Tutorial	Practical/ Drawing	uration in hours	IE Marks	SEE Marks	otal Marks	Credits
	200	105021	O N I		L 3	T	P	03	40	60	100	3
1	PCC	18EC71	Computer Networks							60	100	3
2	PCC	18EC72	VLSI Design		3			03	40		100	_
3	PEC	18XX73X	Professional Elective - 2		3			03	40	60	100	3
4	PEC	18XX74X	Professional Elective - 3		3			03	40	60	100	3
5	OEC	18XX75X	Open Elective -B		3			03	40	60	100	3
6	PCC	18ECL76	Computer Networks Lab			2	2	03	40	60	100	2
7	PCC	18ECL77	VLSI Laboratory			2	2	03	40	60	100	2
8	Project	18ECP78	Project Work Phase - 1				2		100		100	1
9	Internship		Internship (If not completed during the vacation of VI and VII semesters, it shall be carried out during the vacation of VII and VIII semesters)									
	1			TOTAL	15	04	06	21	38	420	800	20

Note: PCC: Professional core	, PEC: Professional Elective.
------------------------------	-------------------------------

Note: PCC: Professional core, PEC: Professional Elective.  Professional Elective - 2						
Course code under 18XX73X	Course Title					
18EC731	Real Time Systems					
18EC732	Satellite Communication					
18EC733	Digital Image Processing					
18EC734	DSP Algorithms & Architecture					

H. O. D.

Automotive Electronics							
Multimedia Communication							
Cryptography							
Machine Learning with Python							
Open Elective –B							
Communication Theory							
Neural Networks							
ARM Embedded Systems							
Digital Systems Design using VHDL							
any one of the open electives offered by other Departments except those that are offered by the parent D							
list of open electives under 18XX75X).							
elective shall not be allowed if,							
s studied the same course during the previous semesters of the programme.							
ent of open elective is similar to that of the Departmental core courses or professional electives.							
under any category, is prescribed in the higher semesters of the programme.							
tives shall be documented under the guidance of Programme Coordinator/ Advisor/Mentor.							
/abilities of the student/s and recommendations of the mentor, a single discipline or a multidisciplinary pro							
ridual student or to a group having not more than 4 students. In extraordinary cases, like the funded project							
ent disciplines, the project student strength can be 5 or 6.							
Project Work Phase - 1:							
e:The CIE marks shall be awarded by a committee consisting of the Head of the concerned Department and t							
the Department, one of whom shall be the Guide.							
rded for the project work phase -1, shall be based on the evaluation of the project work phase -1 Report (cov							
Problem identification, Objectives and Methodology), project presentation skill and question and answer sess							
Problem Identification, Objectives and Methodology), project presentation skin and question and answer							

credit shall be included in VIII semester. Internship shall be considered as a head of passing and shall be considered. Those, who do not take-up/complete the internship shall be declared fail and shall have to complete during sexamination after satisfying the internship requirements.

Vity Points: In case students fail to earn the prescribed activity Points, Eighth semester Grade Card shall be issued.

: All the students admitted to III year of BMB. Tech shall have to undergo nondatory internship of 4 weeks during the vill semesters and /or VII and VIII semesters. A University examination shall be conducted during VIII semesters.

required activity Points. Students shall be admitted for the award of degree only after the release of the Eighth seme



#### VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI

Scheme of Teaching and Examination 2018-19

Outcome Based Education (OBE) and Choice Based Credit System (CBCS)

(Effective from the academic year 2018 – 19)

Programme: B.E: Electronics & Communication Engineering

	VIII SEMESTER											
					Teacl	ning Hou	rs /Week		Exami	nation		
Sl. No	Cours Cours	e and e code	Course Title	Teaching Department	Theory Lecture	Tutorial	Practical/ Drawing	uration in hours	HE Marks	EE Marks	otal Marks	Credits
					L	T	P	Ω		S	Ε	
1	PCC	18EC81	Wireless and Cellular Communication		3			03	40	60	100	3
2	PEC	18XX82X	Professional Elective - 4		3			03	40	60	100	3
3	Project	18ECP83	Project Work Phase - 2				2	03	40	60	100	8
4	Seminar	18ECS84	Technical Seminar				2	03	100		100	1
5	Internship	18ECI85	Internship	Completed during the vacation/s of VI and VII semesters and /or VII and VIII semesters.)			03	40	60	100	3	
		,		TOTAL	06		04	15	260	240	500	18

Note: PCC: Professional Core, PEC: Professional Elective.							
Professional Elective - 4							
Course code under 18XX82X	Course Title						
18EC821	Network Security						
18EC822	Micro Electro Mechanical Systems						
18EC823	Radar Engineering						
18EC824	Optical Communication Networks						
18EC825	Biomedical Signal Processing						

H.O.D.

Dept. Of Electronics & Communication
Alva's institutes at Communication
Mijar, MCQCCLD, G - 674 (2)

#### **Project Work**

CIE procedure for Project Work Phase - 2:

(i) Single discipline: The CIE marks shall be awarded by a committee consisting of the Head of the concerned Department and two senior faculty members of the Department, one of whom shall be the Guide.

The CIE marks awarded for the project work phase -2, shall be based on the evaluation of project work phase -2 Report, project presentation skill and question and answer session in the ratio 50:25:25. The marks awarded for the project report shall be the same for all the batch mates.

(ii) Interdisciplinary: Continuous Internal Evaluation shall be group wise at the college level with the participation of all guides of the college. Participation of external guide/s, if any, is desirable.

The CIE marks awarded for the project work phase -2, shall be based on the evaluation of project work phase -2 Report, project presentation skill and question and answer session in the ratio 50:25:25. The marks awarded for the project report shall be the same for all the batch mates.

SEE for Project Work Phase - 2:

(i) Single discipline: Contribution to the project and the performance of each group member shall be assessed individually in semester end examination (SEE) conducted at the department.

(ii) Interdisciplinary: Contribution to the project and the performance of each group member shall be assessed individually in semester end examination (SEE) conducted separately at the departments to which the student/s belongs to.

Internship: Those, who have not pursued /completed the internship, shall be declared as fail and have to complete during subsequent University examination after satisfying the internship requirements.

AICTE activity Points: In case students fail to earn the prescribed activity Points, Eighth semester Grade Card shall be issued only after earning the required activity Points. Students shall be admitted for the award of degree only after the release of the Eighth semester Grade Card.

Activity points of the students who have earned the prescribed AICTE activity Points shall be sent the University along with the CIE marks of 8th semester. In case of students who have not satisfied the AICTE activity Points at the end of eighth semester, the column under activity Points shall be marked NSAP (Not Satisfied Activity Points).



## B. E. COMMON TO ALL PROGRAMMES

Choice Based Credit System (CBCS) and Outcome Based Education (OBE)

## SEMESTER-III

# TRANSFORM CALCULUS, FOURIER SERIES AND NUMERICAL TECHNIQUES

Course Code	: 18MAT31	CIE Marks	:40
Lecture Hours/Week	(L:T:P): (2:2:0)	SEE Marks	:60
Total Number of Lec	ture Hours: 40 (8 Hrs / Module)	Exam Hours	.03
	CREDITS-03		

## Course Learning Objectives:

- To have an insight into Fourier series, Fourier transforms, Laplace transforms, Difference equations and Z-transforms.
- To develop the proficiency in variational calculus and solving ODEs arising in engineering applications, using numerical methods.

## Module-1

Laplace Transforms: Definition and Laplace transform of elementary functions. Laplace transforms of Periodic functions and unit-step function – problems. Inverse Laplace Transforms: Inverse Laplace transform - problems, Convolution theorem to find the inverse Laplace transform (without proof) and problems, solution of linear differential equations using Laplace transform.

### Module-2

Fourier Series: Periodic functions, Dirichlet's condition. Fourier series of periodic functions period  $2\pi$  and arbitrary period. Half range Fourier series. Practical harmonic analysis, examples from engineering field.

### Module-3

Fourier Transforms: Infinite Fourier transforms, Fourier sine and cosine transforms. Inverse Fourier transforms. Simple problems.

**Difference Equations and Z-Transforms:** Difference equations, basic definition, z-transform-definition, Standard z-transforms, Damping and shifting rules, initial value and final value theorems (without proof) and problems, Inverse z-transform. Simple problems.

### Module-4

Numerical Solutions of Ordinary Differential Equations (ODEs): Numerical solution of ODEs of first order and first degree- Taylor's series method, Modified Euler's method. Range - Kutta method of fourth order, Milne's and Adam-Bashforth predictor and corrector method (No derivations of formulae), Problems.

## Module-5

Numerical Solution of Second Order ODEs: Runge -Kutta method and Milne's predictor and corrector method. (No derivations of formulae).

Calculus of Variations: Variation of function and functional, variational problems, Euler's equation, Geodesics, hanging chain, problems.

Course Outcomes: At the end of the course the student will be able to:

- 1. Use Laplace transform and inverse Laplace transform in solving differential/ integral equation arising in network analysis, control systems and other fields of engineering.
- 2. Demonstrate Fourier series to study the behaviour of periodic functions and their applications in system communications, digital signal processing and field theory.
- 3. Make use of Fourier transform and Z-transform to illustrate discrete/ continuous function arising in wave and heat propagation, signals and systems.
- 4. Solve first and second order ordinary differential equations arising in engineering problems using single step and multistep numerical methods.
- 5. Determine the extremals of functionals using calculus of variations and solve problems arising in dynamics of rigid bodies and vibrational analysis.

## Question paper pattern:

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- Each full question can have a maximum of 4 sub questions.
- There will be 2 full questions from each module covering all the topics of the module.
- Students will have to answer 5 full questions, selecting one full question from each module.
- The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

### **Textbooks**

- 1. Advanced Engineering Mathematics, E. Kreyszig, John Wiley & Sons, 10<sup>th</sup> Edition, 2016
- 2. Higher Engineering Mathematics, B. S. Grewal, Khanna Publishers, 44<sup>th</sup> Edition, 2017
- 3. Engineering Mathematics, Srimanta Pal et al, Oxford University Press, 3<sup>rd</sup> Edition, 2016

### Reference Books

- 1. Advanced Engineering Mathematics, C. Ray Wylie, Louis C. Barrett, McGraw-Hill Book Co, 6<sup>th</sup> Edition, 1995
- 2. Introductory Methods of Numerical Analysis, S. S. Sastry, Prentice Hall of India, 4th Edition 2010
- 3. Higher Engineering Mathematics, B.V. Ramana, McGraw-Hill, 11<sup>th</sup> Edition,2010
- 4. A Text Book of Engineering Mathematics, N. P. Bali and Manish Goyal, Laxmi Publications, 2014
- 5. Advanced Engineering Mathematics, Chandrika Prasad and Reena Garg, Khanna Publishing, , 2018

## Web links and Video Lectures:

- 1. http://nptel.ac.in/courses.php?disciplineID=111
- 2. http://www.class-central.com/subject/math(MOOCs)
- 3. http://academicearth.org/
- 4. VTU EDUSAT PROGRAMME 20

inh (3), (5)

Dept. Of Electronics & Community 1999.

Alva': Institute of Engg & Technology.

Mijar, MOQQUIRRI - 974 223

## NETWORK THEORY

Course Code : 18EC32	CIE Marks : 40
TY -1- (02 ± 2 (Tutorial)	SEE marks : 60
Total Number of Lecture Hours: 50 (10 Hrs / Module)	Exam Hours: 03
CREDITS: 04	

## Course Learning Objectives: This course will enable students to:

- Describe basic network concepts emphasizing source transformation, source shifting, mesh and nodal techniques to solve for resistance/ impedance, voltage, current and power.
- Explain network Thevenin's, Millman's, Superposition, Maximum Power transfer and Norton's Theorems and apply them in solving the problems related to Electrical Circuits.
- Explain the behavior of networks subjected to transient conditions.
- Use applications of Laplace transforms to network problems.
- Study two port network parameters like Z, Y, T and h and their interrelationships and applications.
- Study of RLC Series and parallel tuned circuit.

### Module - 1

Basic Concepts: Practical sources, Source transformations, Network reduction using Star - Delta transformation, Loop and node analysis with linearly dependent and independent sources for DC and AC networks.

L1, L2, L3, L4

### Module – 2

### **Network Theorems:**

Superposition, Millman's theorems, Thevenin's and Norton's theorems, Maximum Power transfer theorem.

L1, L2, L3, L4

### Module - 3

Transient behavior and initial conditions: Behavior of circuit elements under switching condition and their Representation, evaluation of initial and final conditions in RL, RC and RLC circuits for AC and DC excitations.

L1, L2, L3

### Module - 4

Laplace Transformation & Applications: Solution of networks, step, ramp and impulse responses, waveform Synthesis.

L1, L2, L3, L4

### Module - 5

 $\textbf{Two port network parameters:} \ Definition \ of \ Z, \ Y, \ h \ and \ Transmission \ parameters,$ modelling with these parameters, relationship between parameters sets.

Series Resonance: Variation of Current and Voltage with Frequency, Selectivity and Bandwidth, Q-Factor, Circuit Magnification Factor, Selectivity with Variable Capacitance, Selectivity with Variable Inductance.

Parallel Resonance: Selectivity and Bandwidth, Maximum Impedance Conditions with C, L and f Variable, current in Anti-Resonant Circuit, The General Case-Resistance Present in both Branches.

L1, L2, L3, L4

# Course Outcomes: At the end of the course, the students will be able to

- 1. Determine currents and voltages using source transformation/ source shifting/ mesh/ nodal analysis and reduce given network using stardelta transformation/source transformation/source shifting.
- 2. Solve network problems by applying Superposition/ Thevenin's/ Norton's/ Maximum Power Transfer/ Millman's Network Theorems and electrical laws to reduce circuit complexities and to arrive at feasible solutions.
- 3. Calculate current and voltages for the given circuit under transient conditions and Apply Laplace transform to solve the given network.
- 4. Solve the given network using specified two port network parameters Z, Y, T & h:
- 5. Understand the concept of resonance and determine the parameters that characterize series/parallel Resonant Circuits.

## Question paper pattern:

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- Each full question can have a maximum of 4 sub questions.
- There will be 2 full questions from each module covering all the topics of the module.
- Students will have to answer 5 full questions, selecting one full question from each module.
- The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

## **Text Books:**

- M.E. Van Valkenburg (2000) Network Analysis, Prentice Hall of 1. India, 3rd edition, 2000, ISBN: 9780136110958.
- Roy Choudhury Networks and Systems, 2nd edition, New Age 2. International Publications, 2006, ISBN: 9788122427677

## Reference Books:

- 1. Hayt, Kemmerly and Durbin —Engineering Circuit Analysis, TMH 7<sup>th</sup> Edition, 2010.
- J. David Irwin /R. Mark Nelms —Basic Engineering Circuit Analysis John Wiley, 8th ed, 2006.
- 3. Charles K Alexander and Mathew N O Sadiku Fundamentals of Electric Circuits, Tata McGraw-Hill, 3<sup>rd</sup> Ed, 2009.

H O.D.

Dept. Of Electromics & Communication Alva' - Institute of Energy & Technology Mijar, MOODBIDRI - 574 225

## **ELECTRONIC DEVICES**

Course Code	:18EC33	CIE Marks : 40	
Lastura Hours/Week	:03	SEE marks : 60	
Total Number of Lecture	e Hours: 40 (8 Hour	s / Module) Exam Hours: 03	
CREDITS-03			

## Course Learning Objectives: This course will enable students to:

- Understand the basics of semiconductor physics and electronic devices.
- Describe the mathematical models BJTs and FETs along with the constructional details.
- Understand the construction and working principles of optoelectronic devices
- Understand the fabrication process of semiconductor devices and CMOS process integration.

### Module-1

### **Semiconductors**

Bonding forces in solids, Energy bands, Metals, Semiconductors and Insulators, Direct and Indirect semiconductors, Electrons and Holes, Intrinsic and Extrinsic materials, Conductivity and Mobility, Drift and Resistance, Effects of temperature and doping on mobility, Hall Effect.

(Text 1: 3.1.1, 3.1.2, 3.1.3, 3.1.4, 3.2.1, 3.2.3, 3.2.4, 3.4.1, 3.4.2, 3.4.3, 3.4.5). L1,L2

### Module-2

## pn Junctions

Forward and Reverse biased junctions- Qualitative description of Current flow at a junction, reverse bias, Reverse bias breakdown- Zener breakdown, avalanche breakdown, Rectifiers. (Text 1: 5.3.1, 5.3.3, 5.4, 5.4.1, 5.4.2, 5.4.3) Optoelectronic Devices Photodiodes: Current and Voltage in an Illuminated Junction, Solar Cells, Photodetectors. Light Emitting Diode: Light Emitting materials.

(Text 1: 8.1.1, 8.1.2, 8.1.3, 8.2, 8.2.1),

L1,L2

## Module – 3

## **Bipolar Junction Transistor**

Fundamentals of BJT operation, Amplification with BJTS, BJT Fabrication, The coupled Diode model (Ebers-Moll Model), Switching operation of a transistor, Cutoff, saturation, switching cycle, specifications, Drift in the base region, Base narrowing, Avalanche breakdown.

(Text 1: 7.1, 7.2, 7.3, 7.5.1, 7.6, 7.7.1, 7.7.2, 7.7.3)

L1,L2

### Module-4

## Field Effect Transistors

Basic pn JFET Operation, Equivalent Circuit and Frequency Limitations, MOSFET-Two terminal MOS structure- Energy band diagram, Ideal Capacitance - Voltage Characteristics and Frequency Effects, Basic MOSFET Operation-MOSFET structure, Current-Voltage Characteristics.

(Text 2: 9.1.1, 9.4, 9.6.1, 9.6.2, 9.7.1, 9.7.2, 9.8.1, 9.8.2).

L1,L2

## Module-5

## Fabrication of p-n junctions

Thermal Oxidation, Diffusion, Rapid Thermal Processing, Ion implantation, chemical vapour deposition, photolithography, Etching, metallization.

## (Text 1: 5.1)

## **Integrated Circuits**

Background, Evolution of ICs, CMOS Process Integration, Integration of Other L1,L2Circuit Elements. (Text 1: 9.1, 9.2, 9.3.1, 9.3.3).

## Course outcomes: After studying this course, students will be able to:

- 1. Understand the principles of semiconductor Physics
- 2. Understand the principles and characteristics of different types of semiconductor devices
- 3. Understand the fabrication process of semiconductor devices
- 4. Utilize the mathematical models of semiconductor junctions for circuits and systems.
- 5. Identify the mathematical models of MOS transistors for circuits and systems.

## Question paper pattern:

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- Each full question can have a maximum of 4 sub questions.
- There will be 2 full questions from each module covering all the topics of the module.
- Students will have to answer 5 full questions, selecting one full question from each module.
- The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

## Text Books:

- Ben. G. Streetman, Sanjay Kumar Banerjee, "Solid State Electronic Devices", 7th Edition, Pearson Education, 2016, ISBN 978-93-325-5508-2.
- Donald A Neamen, Dhrubes Biswas, "Semiconductor Physics and 2. Devices", 4th Edition, McGraw Hill Education, 2012, ISBN 978-0-07-107010-2.

## Reference Book:

- S. M. Sze, Kwok K. Ng, "Physics of Semiconductor Devices", 3rd Edition, 1. Wiley, 2018.
- Adir Bar-Lev, "Semiconductor and Electronic Devices", 3rd Edition, PHI, 2. 1993.

H.O.D.

DNI

Dept. Of Electronics & Communication Alve's Institute of Short 2 Tenimology Milar, MUCUDIUM - 574215

## DIGITAL SYSTEM DESIGN

Course Code : 18EC34	CIE Marks: 40		
Leebra Hours/Week: 03	SEE marks: 60		
Total Number of Lecture Hours: 40 (8 Hours / Module)	Exam Hours: 03		
CREDITS-03			

Course Learning Objectives: This course will enable students to:

- Illustrate simplification of Algebraic equations using Karnaugh Maps and Quine-Mc Clusky Techniques.
- Design Decoders, Encoders, Digital Multiplexer, Adders, Subtractors and Binary Comparators.
- Describe Latches and Flip-flops, Registers and Counters.
- Analyze Mealy and Moore Models.
- Develop state diagrams Synchronous Sequential Circuits.
- Appreciate the applications of digital circuits.

### Module - 1

Principles of combinational logic: Definition of combinational logic, canonical forms,

Generation of switching equations from truth tables, Karnaugh maps-3,4,5 variables, Incompletely specified functions (Don't care terms) Simplifying Max term equations, Quine-McCluskey techniques – 3 & 4 variables

(Text 1 - Chapter 3)

L1, L2, L3

#### Module – 2

Analysis and design of combinational logic: Decoders, Encoders, Digital multiplexers, Adders and subtractors, Look ahead carry, Binary comparators. (Text 1 - Chapter 4)

Programmable Logic Devices, Complex PLD, FPGA.

(Text 3 - Chapter 9, 9.6 to 9.8)

L1, L2, L3

### Module -3

Flip-Flops and its Applications: Basic Bistable elements, Latches, The master-slave flip-flops (pulse-triggered flip-flops): SR flip-flops, JK flip-flops, Characteristic equations, Registers, binary ripple counters, and synchronous binary counters. (Text 2 - Chapter 6)

L1, L2, L3

#### Module-4

**Sequential Circuit Design:** Design of a synchronous counter, Design of a synchronous mod-n counter using clocked JK, D, T and SR flip-flops.

### (Text 2 - Chapter 6)

Mealy and Moore models, State machine notation, Construction of state diagrams. (Text 1 - Chapter 6) L1, L2, L3

#### Module-5

Applications of Digital Circuits: Design of a Sequence Detector, Guidelines for construction of state graphs, Design Example – Code Converter, Design of Iterative Circuits (Comparator), Design of Sequential Circuits using ROMs and PLAs, CPLDs and FPGAs, Serial Adder with Accumulator, Design of Binary Multiplier, Design of Binary Divider.

(Text 3 – 14.1, 14.3, 16.2, 16.3, 16.4, 18.1, 18.2, 18.3)

L1, L2, L3

Course Outcomes: After studying this course, students will be able to:

- 1. Explain the concept of combinational and sequential logic circuits.
- 2. Analyze and Design the combinational logic circuits.
- 3. Describe and characterize flip-flops and its applications.
- 4. Design the sequential circuits using SR, JK, D, T flip-flops and Mealy
- & Moore machines.
- 5. Design applications of Combinational & Sequential Circuits.

## Question paper pattern:

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- Each full question can have a maximum of 4 sub questions.
- There will be 2 full questions from each module covering all the topics of the module.
- Students will have to answer 5 full questions, selecting one full question from each module.
- The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

#### **Text Books:**

- 1. John M Yarbrough -Digital Logic Applications and Design, Thomson Learning, 2001.
- 2. Donald D. Givone Digital Principles and Design, McGraw Hill, 2002.
- 3. Charles H Roth Jr., Larry L. Kinney—Fundamentals of Logic Design, Cengage Learning, 7th Edition.

### **Reference Books:**

- 1. D. P. Kothari and J. S Dhillon, —Digital Circuits and Design, Pearson,
- 2. Morris Mano, —Digital Design, Prentice Hall of India, Third Edition.
- 3. K. A. Navas —Electronics Lab Manual, Volume I, PHI, 5th Edition, 2015.

Dept. Of Electronics & Communication
Alva' Institute of Engg. & Technology
Mijar, MOODBIBRI - 574 225

### **COMPUTER ORGANIZATION AND ARCHITECTURE**

Course Code	:18EC35	CIE Marks : 40	
Lecture Hours/Week	: 03	SEE Marks : 60	
Total Number of Lectur	e Hours: 40 (8 Hours / Module)	Exam Hours: 03	
CREDITS-03			

Course Learning Objectives: This course will enable students to:

- Explain the basic sub systems of a computer, their organization, structure and operation.
- Illustrate the concept of programs as sequences of machine instructions.
- Demonstrate different ways of communicating with I/O devices
- Describe memory hierarchy and concept of virtual memory.
- Illustrate organization of simple pipelined processor and other computing systems.

#### Module 1

Basic Structure of Computers: Computer Types, Functional Units, Basic Operational Concepts, Bus Structures, Software, Performance – Processor Clock, Basic Performance Equation (up to 1.6.2 of Chap 1 of Text).

Machine Instructions and Programs: Numbers, Arithmetic Operations and Characters, IEEE standard for Floating point Numbers, Memory Location and Addresses, Memory Operations, Instructions and Instruction Sequencing (up to 2.4.6 of Chap 2 and 6.7.1 of Chap 6 of Text).

L1, L2, L3

### Module 2

Addressing Modes, Assembly Language, Basic Input and Output Operations, Stacks and Queues, Subroutines, Additional Instructions (from 2.4.7 of Chap2, except 2.9.3, 2.11 & 2.12 of Text).

L1, L2, L3

#### Module 3

Input/Output Organization: Accessing I/O Devices, Interrupts – Interrupt Hardware, Enabling and Disabling Interrupts, Handling Multiple Devices, Controlling Device Requests, Direct Memory Access (up to 4.2.4 and 4.4 except 4.4.1 of Chap 4 of Text). L1, L2, L3

### Module 4

Memory System: Basic Concepts, Semiconductor RAM Memories-Internal organization of memory chips, Static memories, Asynchronous DRAMS, Read Only Memories, Cash Memories, Virtual Memories, Secondary Storage-Magnetic Hard Disks (5.1, 5.2, 5.2.1, 5.2.2, 5.2.3, 5.3, 5.5 (except 5.5.1 to 5.5.4), 5.7 (except 5.7.1), 5.9, 5.9.1 of Chap 5 of Text). L1, L2, L3

### Module 5

**Basic Processing Unit:** Some Fundamental Concepts, Execution of a Complete Instruction, Multiple Bus Organization, Hardwired Control, Microprogrammed Control (up to 7.5 except 7.5.1 to 7.5.6 of Chap 7 of Text).

L1,L2,L3

Course Outcomes: After studying this course, students will be able to:

- 1. Explain the basic organization of a computer system.
- 2. Describe the addressing modes, instruction formats and program control statement.
- 3. Explain different ways of accessing an input / output device including interrupts.
- 4. Illustrate the organization of different types of semiconductor and other secondary storage memories.
- 5. Illustrate simple processor organization based on hardwired control and micro programmed control.

## Question paper pattern:

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- Each full question can have a maximum of 4 sub questions.
- There will be 2 full questions from each module covering all the topics of the module.
- Students will have to answer 5 full questions, selecting one full question from each module
- The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

### Text Book:

1. Carl Hamacher, Zvonko Vranesic, Safwat Zaky: Computer Organization, 5th Edition, Tata McGraw Hill, 2002.

### **Reference Books:**

- 1. David A. Patterson, John L. Hennessy: Computer Organization and Design The Hardware / Software Interface ARM Edition, 4<sup>th</sup> Edition, Elsevier, 2009.
- 2. William Stallings: Computer Organization & Architecture, 7<sup>th</sup> Edition, PHI, 2006.
- 3. Vincent P. Heuring & Harry F. Jordan: Computer Systems Design and Architecture, 2<sup>nd</sup> Edition, Pearson Education, 2004.

54

Dept. Of Electronics & Communication Alva! Institute of Engy & Technology Mijar, MOCDBIDR: -674 225

# POWER ELECTRONICS AND INSTRUMENTATION

Course Code : 18EC36	CIE Marks: 40
Course Code	SEE marks: 60
Lecture Hours/Week: 03 Total Number of Lecture Hours: 40 (8 Hrs / Module)	Exam Hours: 03
CREDITS – 03	

# Course Learning Objectives: This course will enable students to:

- Study and analysis of thyristor circuits with different triggering conditions.
- Learn the applications of power devices in controlled rectifiers, converters and inverters.
- Understand types of instrument errors.
- Develop circuits for multirange Ammeters and Voltmeters.
- Describe principle of operation of digital measuring instruments and Bridges.
- Understand the operation of Transducers, Instrumentation amplifiers and PLCs.

### Module - 1

Introduction: History, Power Electronic Systems, Power Electronic Converters and Applications (1.2, 1.3 1.5 & 1.6 of Text 1).

Thyristors: Static Anode-Cathode characteristics and Gate characteristics of SCR, Turn-ON methods, Turn-OFF mechanisms (2.3, 2.6 without 2.6.1), 2.7, 2.9 of text 1),

Turn-OFF Methods: Natural and Forced Commutation - Class A and Class B types (refer 2.10 without design considerations),

Gate Trigger Circuit: Resistance Firing Circuit, Resistance capacitance firing circuit (refer 3.5 up to 3.5.2 of Text 1),

Unijunction Transistor: Basic operation and UJT Firing Circuit (refer 3.6, up to 3.6.4, except 3.6.2).

L1, L2

## Module - 2

Phase Controlled Converter: Control techniques, Single phase half wave and full wave controlled rectifier with resistive and inductive loads, effect of freewheeling diode (refer Chapter 6 of Text 1 up to 6.4.1 without derivations). Choppers: Chopper Classification, Basic Chopper operation: step-down, stepup and step-up/down choppers. (refer Chapter 8 of Text 1 up to 8.3.3)

L1, L2, L3

### Module - 3

Inverters: Classification, Single phase Half bridge and full bridge inverters with R and RL load (refer Chapter 9 of Text 1 up to 9.4.2 without Circuit Analysis).

Switched Mode Power Supplies: Isolated Flyback Converter, Isolated Forward Converter (only refer to the circuit operations in section 16.3 of Text 1 up to 16.3.2 except 16.3.1.3 and derivations).

**Principles of Measurement:** Static Characteristics, Error in Measurement, Types of Static Error. (Text 2: 1.2-1.6)

Multirange Ammeters, Multirange voltmeter. (Text 2: 3.2, 4.4)

L1, L2, L3

### Module - 4

**Digital Voltmeter:** Ramp Technique, Dual slope integrating Type DVM, Direct Compensation type and Successive Approximations type DVM (Text 2: 5.1-5.3, 5.5, 5.6)

**Digital Multimeter:** Digital Frequency Meter and Digital Measurement of Time, Function Generator.

**Bridges:** Measurement of resistance: Wheatstone's Bridge, AC Bridges - Capacitance and Inductance Comparison bridge, Wien's bridge.

(Text 2: refer 6.2, 6.3 up to 6.3.2, 6.4 up to 6.4.2, 8.8, 11.2, 11.8-11.10, 11.14).

L1, L2

### Module - 5

**Transducers:** Introduction, Electrical Transducer, Resistive Transducer, Resistive position Transducer, Resistance Wire Strain Gauges, Resistance Thermometer, Thermistor, LVDT.

(Text 2: 13.1-13.3, 13.5, 13.6 up to 13.6.1, 13.7, 13.8, 13.11).

Instrumentation Amplifier using Transducer Bridge, Temperature indicators using Thermometer, Analog Weight Scale (Text 2: 14.3.3, 14.4.1, 14.4.3).

**Programmable Logic Controller:** Structure, Operation, Relays and Registers (Text 2: 21.15, 21.15.2, 21.15.3, 21.15.5, 21.15.6).

L1, L2, L3

Course Outcomes: At the end of the course students should be able to:

- 1. Build and test circuits using power electronic devices.
- 2. Analyze and design controlled rectifier, DC to DC converters, DC to AC inverters and SMPS.
- 3. Analyze instrument characteristics and errors.
- 4. Describe the principle of operation and develop circuits for multirange Ammeters, Voltmeters and Bridges to measure passive component values and frequency.
- 5. Explain the principle, design and analyze the transducers for measuring physical parameters.

Question paper pattern:

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- Each full question can have a maximum of 4 sub questions.
- There will be 2 full questions from each module covering all the topics of the module.
- Students will have to answer 5 full questions, selecting one full question from each module.
- The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

### Text Books:

- M.D Singh and K B Khanchandani, Power Electronics, 2nd Edition, Tata Mc-Graw Hill, 2009, ISBN: 0070583897
- H. S. Kalsi, "Electronic Instrumentation", McGraw Hill, 3<sup>rd</sup> Edition, 2. 2012, ISBN: 9780070702066.

### Reference Books:

- Mohammad H Rashid, Power Electronics, Circuits, Devices and 1. Applications, 3<sup>rd</sup>/4<sup>th</sup> Edition, Pearson Education Inc, 2014, ISBN: 978-93-325-1844-5.
- L. Umanand, Power Electronics, Essentials and Applications, John 2. Wiley India Pvt. Ltd, 2009.
- David A. Bell, "Electronic Instrumentation & Measurements", Oxford 3. University Press PHI 2<sup>nd</sup> Edition, 2006, ISBN 81-203-2360-2.
- A. D. Helfrick and W.D. Cooper, "Modern Electronic 4. Instrumentation and Measuring Techniques", Pearson, 1st Edition, 2015, ISBN: 9789332556065.

H. O. D.

DV.

Dept. Of Electronics & Communication Alva' Institute of Engy, & Technology Mijar, MOODBIDRI - 574 225

# ELECTRONIC DEVICES AND INSTRUMENTATION LABORATORY

Course Code: 18ECL37	CIE Marks: 40	SEE Marks: 60	
Lecture Hours/Week: 02 Hours Tutorial (Instructions) + 02 Hours Laboratory			
RBT Level: L1, L2, L3 Exam Hours: 03			
CREDITS-02			

## Course Learning Objectives: This laboratory course enables students to

- Understand the circuit schematic and its working.
- Study the characteristics of different electronic devices.
- Design and test simple electronic circuits as per the specifications using discrete electronic components.
- Familiarize with EDA software which can be used for electronic circuit simulation.

## PART A: Experiments using Discrete components

- 1. Conduct experiment to test diode clipping (single/double ended) and clamping circuits (positive/negative).
- 2. Half wave rectifier and Full wave rectifier with and without filter and measure the ripple factor.
- 3. Characteristics of Zener diode and design a Simple Zener voltage regulator determine line and load regulation.
- 4. Characteristics of LDR and Photo diode and turn on an LED using LDR
- 5. Static characteristics of SCR.
- 6. SCR Controlled HWR and FWR using RC triggering circuit
- 7. Conduct an experiment to measure temperature in terms of current/voltage using a temperature sensor bridge.
- 8. Measurement of Resistance using Wheatstone and Kelvin's bridge.

## PART-B: Simulation using EDA software

(EDWinXP, PSpice, MultiSim, Proteus, Circuit Lab or any equivalent tool)

- 1. Input and Output characteristics of BJT Common emitter configuration and evaluation of parameters.
- 2. Transfer and drain characteristics of a JFET and MOSFET.
- 3. UJT triggering circuit for Controlled Full wave Rectifier.
- 4. Design and simulation of Regulated power supply.

Course Outcomes: On the completion of this laboratory course, the students will be able to:

- 1. Recognize and demonstrate functioning of semiconductor power devices.
- 2. Evaluate the characteristics, switching, power conversion and control by semiconductor power devices.
- 3. Analyze the response and plot the characteristics of transducers such as LDR, Photo diode, etc.
- 4. Design and test simple electronic circuits for measurement of temperature and resistance.
- 5. Use circuit simulation software for the implementation and characterization of electronic circuits and devices.

## **Conduct of Practical Examination:**

- All laboratory experiments are to be considered for practical examination.
- For examination one question from PART-A and one question from PART-B or only one question from PART-A experiments based on the complexity, to be set.
- Students are allowed to pick one experiment from the lot.
- Strictly follow the instructions as printed on the cover page of answer script for breakup of marks.
- Change of experiment is allowed only once and Marks allotted to the procedure part to be made zero.

### **Text Books**

- David A Bell, "Fundamentals of Electronic Devices and Circuits Lab 1. Manual, 5th Edition, 2009, Oxford University Press.
- Muhammed H Rashid, "Introduction to PSpice using OrCAD for 2. circuits and electronics", 3rd Edition, Prentice Hall, 2003.

H.O.D.

Dept. Of Electronics & Communication Alva' Institute of Engg. & Technology

Mijar, MOODBION - 574 225

## DIGITAL SYSTEM DESIGN LABORATORY

Course Code: 18ECL38	CIE Marks : 40	SEE Marks : 60	
Lecture Hours/Week: 02	Hours Tutorial (Instructions)	+ 02 Hours Laboratory	
RBT Level: L1, L2, L3, L4	Exam Hour	rs: 03	
CREDITS-02			

Course objectives: This laboratory course enables students to get practical experience in design, realization and verification of

- De Morgan's Theorem, SOP, POS forms
- Full/Parallel Adders, Subtractors and Magnitude Comparator
- Multiplexer using logic gates
- Demultiplexers and Decoders
- Flip-Flops, Shift registers and Counters.

### NOTE:

- 1. Use discrete components to test and verify the logic gates.
- 2. The IC numbers given are suggestive; any equivalent ICs can be used.
- 3. For experiment No. 11 and 12 any open source or licensed simulation tool may be used.

## **Laboratory Experiments:**

- 1. Verify (i) De Morgan's Theorem for 2 variables.
  - (ii) The sum-of product and product-of-sum expressions using universal gates.
- 2. Design and implement
  - (i) Half Adder & Full Adder using a) basic gates b) NAND gates
  - (ii) Half subtractor & Full subtractor using a) basic gates b) NAND gates.
- 3. Design and implement
  - (i) 4-bit Parallel Adder/Subtractor using IC 7483.
  - (ii) BCD to Excess-3 code conversion and vice-versa.
- 4. Design and Implementation of
  - (i) 1-bit Comparator.
  - (ii) 5-bit Magnitude Comparator using IC 7485.
- 5. Realize
  - (i) Adder & Subtractors using IC 74153.
  - (ii) 4-variable function using IC74151(8:1MUX).

- 6. Realize
  - (i) Adder & Subtractors using IC74139.
  - (ii) Binary to Gray code conversion & vice-versa (74139)
- 7. Realize the following flip-flops using NAND Gates.

Master-Slave JK, D & T Flip-Flops.

- 8. Realize the following shift registers using IC7474/7495
  - (i) SISO (ii) SIPO (iii) PISO (iv) PIPO (v) Ring (vi) Johnson counter
- 9. Realize
  - (i) Design Mod N Synchronous Up Counter & Down Counter using 7476 JK Flip-flop
  - (ii) Mod-N Counter using IC7490 / 7476
  - (iii) Synchronous counter using IC74192
- 10. Design Pseudo Random Sequence generator using 7495.
- 11. Design Serial Adder with Accumulator and Simulate using Simulation tool.
- 12. Design Binary Multiplier and Simulate using Simulation tool.

Course Outcomes: On the completion of this laboratory course, the students will be able to:

- 1. Design, realize and verify De Morgan's Theorem, SOP, POS forms
- 2. Demonstrate the truth table of various expressions and combinational circuits using logic gates.
- 3. Design various combinational circuits such as adders, subtractors, comparators, multiplexers and demultiplexers.
- 4. Construct flips-flops, counters and shift registers.
- 5. Simulate Serial adder and Binary Multiplier.

### **Conduct of Practical Examination:**

- All laboratory experiments are to be included for practical examination.
- Students are allowed to pick one experiment from the lot.
- Strictly follow the instructions as printed on the cover page of answer script for breakup of marks.
- Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero.

Dept. Of Electronics & Communication
Alva' Institute of Engy & Technology

May ... , WOODF UPG - 574 225

## SEMESTER –II / III / IV Aadalitha Kannada

Course Code,	18KAK28/39/49,	CIE Marks, 100
Teaching Hours/Week (L:T:P),	(0:2:0)	
Credits, 01		

### ಆಡಳಿತ ಕನ್ನಡ ಕಲಿಕೆಯ ಉದ್ದೇಶಗಳು:

- ಪದವಿ ವಿದ್ಯಾರ್ಥಿಳಾಗಿರುವುದರಿಂದ ಆಡಳಿತ ಕನ್ನಡದ ಪರಿಚಯ ಮಾಡಿಕೊಡುವುದು.
- ವಿದ್ಯಾರ್ಥಿಗಳಲ್ಲಿ ಕನ್ನಡ ಭಾಷೆಯ ವ್ಯಾಕರಣದ ಬಗ್ಗೆ ಅರಿವು ಮೂಡಿಸುವುದು.
- ಕನ್ನಡ ಭಾಷಾ ರಚನೆಯಲ್ಲಿನ ನಿಯಮಗಳನ್ನು ಪರಿಚಯಿಸುವುದು.
- ಕನ್ನಡ ಭಾಷಾ ಬರಹದಲ್ಲಿ ಕಂಡುಬರುವ ದೋಷಗಳು ಹಾಗೂ ಅವುಗಳ ನಿವಾರಣೆ. ಮತ್ತು ಲೇಖನ ಚಿಹ್ನೆಗಳನ್ನು ಪರಿಚಯಿಸುವುದು.
- ಸಾಮಾನ್ಯ ಅರ್ಜಿಗಳು, ಸರ್ಕಾರಿ ಮತ್ತು ಅರೆ ಸರ್ಕಾರಿ ಪತ್ರವ್ಯವಹಾರದ ಬಗ್ಗೆ ಅರಿವು ಮೂಡಿಸುವುದು.
- ಭಾಷಾಂತರ ಮತ್ತು ಪ್ರಬಂಧ ರಚನೆ ಬಗ್ಗೆ ಅಸಕ್ಕಿ ಮೂಡಿಸುವುದು.
- ಕನ್ನಡ ಭಾಷಾಭ್ಯಾಸ ಮತ್ತು ಸಾಮಾನ್ಯ ಕನ್ನಡ ಹಾಗೂ ಆಡಳಿತ ಕನ್ನಡದ ಪದಗಳ ಪರಿಚಯ ಮಾಡಿಕೊಡುವುದು.

## ಪರಿವಿಡಿ (ಪಠ್ಯಮಸ್ತಕದಲ್ಲಿರುವ ವಿಷಯಗಳ ಪಟ್ಟಿ)

ಅಧ್ಯಾಯ – 1 ಕನ್ನಡಭಾಷೆ – ಸಂಕ್ಷಿಪ್ತ ವಿವರಣೆ.

ಅಧ್ಯಾಯ – 2 ಭಾಷಾ ಪ್ರಯೋಗದಲ್ಲಾಗುವ ಲೋಪದೋಷಗಳು ಮತ್ತು ಅವುಗಳ ನಿವಾರಣೆ.

ಅಧ್ಯಾಯ – 3 ಲೇಖನ ಚಿಹ್ನೆಗಳು ಮತ್ತು ಅವುಗಳ ಉಪಯೋಗ.

ಅಧ್ಯಾಯ – 4 ಪತ್ರ ವ್ಯವಹಾರ.

ಅಧ್ಯಾಯ – 5 ಆಡಳಿತ ಪತ್ರಗಳು.

ಅಧ್ಯಾಯ – 6 ಸರ್ಕಾರದ ಆದೇಶ ಪತ್ರಗಳು.

ಅಧ್ಯಾಯ – 7 ಸಂಕ್ಷಿಪ್ತ ಪ್ರಬಂಧ ರಚನೆ (ಪ್ರಿಸೈಸ್ ರೈಟಿಂಗ್), ಪ್ರಬಂಧ ಮತ್ತು ಭಾಷಾಂತರ.

ಅಧ್ಯಾಯ – 8 ಕನ್ನಡ ಶಬ್ದಸಂಗ್ರಹ.

ಅಧ್ಯಾಯ – 9 ಕಂಪ್ಯೂಟರ್ ಹಾಗೂ ಮಾಹಿತಿ ತಂತ್ರಜ್ಞಾನ.

ಅಧ್ಯಾಯ – 10 ಪಾರಿಭಾಷಿಕ ಆಡಳಿತ ಕನ್ನಡ ಪದಗಳು ಮತ್ತು ತಾಂತ್ರಿಕ/ ಕಂಪ್ಯೂಟರ್ ಪಾರಿಭಾಷಿಕ ಪದಗಳು.

## ಆಡಳಿತ ಕನ್ನಡ ಕಲಿಕೆಯ ಫಲಿತಾಂಶಗಳು:

- ಆಡಳಿತ ಭಾಷೆ ಕನ್ನಡದ ಪರಿಚಯವಾಗುತ್ತದೆ.
- ವಿದ್ಯಾರ್ಥಿಗಳಲ್ಲಿ ಕನ್ನಡ ಭಾಷೆಯ ವ್ಯಾಕರಣದ ಬಗ್ಗೆ ಅರಿವು ಮೂಡುತ್ತದೆ.
- ಕನ್ನಡ ಭಾಷಾ ರಚನೆಯಲ್ಲಿನ ನಿಯಮಗಳು ಮತ್ತು ಲೇಖನ ಚಿಹ್ನೆಗಳು ಪರಿಚಯಿಸಲ್ಪಡುತ್ತವೆ.
- ಸಾಮಾನ್ಯ ಅರ್ಜಿಗಳು, ಸರ್ಕಾರಿ ಮತ್ತು ಅರೆ ಸರ್ಕಾರಿ ಪತ್ರವ್ಯವಹಾರದ ಬಗ್ಗೆ ಅರಿವು ಮೂಡುತ್ತದೆ.
- ಭಾಷಾಂತರ ಮತ್ತು ಪ್ರಬಂಧ ರಚನೆ ಬಗ್ಗೆ ಅಸಕ್ತಿ ಮೂಡುತ್ತದೆ.

ಕನ್ನಡ ಭಾಷಾಭ್ಯಾಸ ಮತ್ತು ಸಾಮಾನ್ಯ ಕನ್ನಡ ಹಾಗೂ ಆಡಳಿತ ಕನ್ನಡದ ಪದಗಳು ಪರಿಚಯಿಸಲ್ಪಡುತ್ತವೆ.

ಪರೀಕ್ಷೆಯ ವಿಧಾನ : ನಿರಂತರ ಆಂತರಿಕ ಮೌಲ್ಯಮಾಪನ – CIE (Continuous Internal Evaluation):

ಕಾಲೇಜು ಮಟ್ಟದಲ್ಲಿಯೆ ಆಂತರಿಕ ಪರೀಕ್ಷೆಯನ್ನು 100 ಅಂಕಗಳಿಗೆ ವಿಶ್ವವಿದ್ಯಾಲಯದ ನಿಯಮಗಳು ಮತ್ತು ನಿರ್ದೇಶನದಂತೆ ನಡೆಸತಕ್ಕದ್ದು.

ಪಠ್ಯಮಸ್ತಕ: ಆಡಳಿತ ಕನ್ನಡ ಪಠ್ಯ ಮಸ್ತಕ (Kannada for Administration)

ಸಂಪಾದಕರು

ಡಾ. ಎಲ್. ತಿಮ್ಮೇಶ ಪ್ರೊ. ವಿ. ಕೇಶವಮೂರ್ತಿ

ಪ್ರಕಟಣೆ : ಪ್ರಸಾರಾಂಗ, ವಿಶ್ವೇಶ್ವರಯ್ಯ ತಾಂತ್ರಿಕ ವಿಶ್ವವಿದ್ಯಾಲಯ, ಬೆಳಗಾವಿ.

H.O.D.

D. V. A

Dept Of Electronian & Communication

Alva' in " Mijar, Wicconstant 574 and

## Vyavaharika Kannada

Course Code,	18KVK28/39/49,	CIE Marks, 100
Teaching Hours/Week (L:T:P),	(0:2:0)	
	Credits, 01	

### **Course Learning Objectives:**

The course will enable the students to understand Kannada and communicate in Kannada language.

### **Table of Contents:**

- Chapter 1: Vyavaharika kannada Parichaya (Introduction to Vyavaharika Kannada).
- Chapter 2: Kannada Aksharamale haagu uchcharane (Kannada Alpabets and Pronunciation).
- Chapter 3: Sambhashanegaagi Kannada Padagalu (Kannada Vocabulary for Communication).
- Chapter 4: Kannada Grammar in Conversations (Sambhashaneyalli Kannada Vyakarana).
- Chapter 5: Activities in Kannada.

#### **Course Outcomes:**

At the end of the course, the student will be able to understand Kannada and communicate in Kannada language.

ಪರೀಕ್ಷೆಯ ವಿಧಾನ : ನಿರಂತರ ಆಂತರಿಕ ಮೌಲ್ಯಮಾಪನ-CIE (Continuous Internal **Evaluation):** 

ಕಾಲೇಜು ಮಟ್ಟದಲ್ಲಿಯೆ ಆಂತರಿಕ ಪರೀಕ್ಷೆಯನ್ನು 100 ಅಂಕಗಳಿಗೆ ವಿಶ್ವವಿದ್ಯಾಲಯದ ನಿಯಮಗಳು ಮತ್ತು ನಿರ್ದೇಶನದಂತೆ ನಡೆಸತಕ್ಕದ್ದು.

Textbook (ಪಠ್ಯಮಸ್ತಕ): ವ್ಯಾವಹಾರಿಕ ಕನ್ನಡ ಪಠ್ಯ ಮಸ್ತಕ(Vyavaharika Kannada Text Book)

ಸಂಪಾದಕರು

ಡಾ. ಎಲ್. ತಿಮ್ಮೇಶ ಪ್ರೊ. ವಿ. ಕೇಶವಮೂರ್ತಿ

ಪ್ರಕಟಣೆ : ಪ್ರಸಾರಾಂಗ, ವಿಶ್ವೇಶ್ವರಯ್ಯ ತಾಂತ್ರಿಕ ವಿಶ್ವವಿದ್ಯಾಲಯ, ಬೆಳಗಾವಿ.

# CONSTITUTION OF INDIA, PROFESSIONAL ETHICS AND CYBER LAW (CPC)

Course Code	: 18CPC39/49	CIE Marks : 40
Lecture Hours/Week (L:T:P)	:(1:0:0)	SEE Marks: 60
Credits: 01		Exam Hours: 02

#### Course Learning Objectives: To

- know the fundamental political codes, structure, procedures, powers, and duties of Indian government institutions, fundamental rights, directive principles, and the duties of citizens
- Understand engineering ethics and their responsibilities; identify their individual roles and ethical responsibilities towards society.
- Know about the cybercrimes and cyber laws for cyber safety measures.

#### Module-1

#### Introduction to Indian Constitution:

The Necessity of the Constitution, The Societies before and after the Constitution adoption. Introduction to the Indian constitution, The Making of the Constitution, The Role of the Constituent Assembly - Preamble and Salient features of the Constitution of India. Fundamental Rights and its Restriction and limitations in different Complex Situations. Directive Principles of State Policy (DPSP) and its present relevance in our society with examples. Fundamental Duties and its Scope and significance in Nation building.

#### Module-2

#### **Union Executive and State Executive:**

Parliamentary System, Federal System, Centre-State Relations. Union Executive – President, Prime Minister, Union Cabinet, Parliament - LS and RS, Parliamentary Committees, Important Parliamentary Terminologies. Supreme Court of India, Judicial Reviews and Judicial Activism. State Executives – Governor, Chief Minister, State Cabinet, State Legislature, High Court and Subordinate Courts, Special Provisions (Articles 370, 371,371J) for some States.

#### Module-3

#### **Elections, Amendments and Emergency Provisions:**

Elections, Electoral Process, and Election Commission of India, Election Laws. Amendments - Methods in Constitutional Amendments (How and Why) and Important Constitutional Amendments. Amendments -7, 9, 10, 12, 42, 44,

61, 73, 74, 75, 86 and 91, 94, 95, 100, 101, 118 and some important Case Studies. Emergency Provisions, types of Emergencies and its consequences. Constitutional special provisions:

Special Provisions for SC and ST, OBC, Women, Children and Backward Classes.

#### Module-4

#### Professional / Engineering Ethics:

Scope & Aims of Engineering & Professional Ethics - Business Ethics, Corporate Ethics, Personal Ethics. Engineering and Professionalism, Positive and Negative Faces of Engineering Ethics, Code of Ethics as defined in the website of Institution of Engineers (India): Profession, Professionalism, and Professional Responsibility. Clash of Ethics, Conflicts of Interest. Responsibilities in Engineering Responsibilities in Engineering and Engineering Standards, the impediments to Responsibility. Trust and Reliability in Engineering, IPRs (Intellectual Property Rights), Risks, Safety and liability in Engineering

#### Module-5

### Internet Laws, Cyber Crimes and Cyber Laws:

Internet and Need for Cyber Laws, Modes of Regulation of Internet, Types of cyber terror capability, Net neutrality, Types of Cyber Crimes, India and cyber law, Cyber Crimes and the information Technology Act 2000, Internet Censorship. Cybercrimes and enforcement agencies.

Course Outcomes: On completion of this course, students will be able to,

- 1. Describe and analyze the role and salient features of the Indian Constitution
- 2. Understand the structure and powers of the Union and State Executives.
- 3. Relate to the procedures and provisions in the electoral process.
- 4. Develop Engineering and Professional ethics and adopt the responsibilities expected of an Engineer.
- 5. Identify the cybercrimes and describe the cyber laws for cyber safety measures.

#### Question paper pattern for SEE and CIE:

- The SEE question paper will be set for 100 marks and the marks scored by the students will proportionately be reduced to 60. The pattern of the question paper will be objective type (MCQ).
- For the award of 40 CIE marks, refer the University regulations 2018.

#### Textbook/s

1. Constitution of India, Professional Ethics and Human Rights, Shubham Singles, Charles E. Haries, and et al, Cengage Learning India, 2018

2. Cyber Security and Cyber Laws, Alfred Basta and et. al., Cengage Learning India, 2018

#### **Reference Books**

- 1. Introduction to the Constitution of India, Durga Das Basu, Prentice Hall, 2008.
- 2. Engineering Ethics, M. Govindarajan, S. Natarajan, V. S. Senthilkumar, Prentice Hall, 2004

H.O.D.

Dept. Of Electronics & Communication Alva': Institute of Enga & Technology Mijar, MOODBIDRI - 574 226

# ADDITIONAL MATHEMATICS – I

G Code	:18MATDIP31	CIE Marks: 40	_
Course Code Lecture Hours/Week (L:T:		SEE Marks: 60	_
Credits: 0		Exam Hours: 03	_

### Course Learning Objectives:

- To provide basic concepts of complex trigonometry, vector algebra, differential and integral calculus.
- To provide an insight into vector differentiation and first order ODEs.

#### Module-1

Complex Trigonometry: Complex Numbers: Definitions and properties. Modulus and amplitude of a complex number, Argand's diagram, De-Moivre's theorem (without proof).

Vector Algebra: Scalar and vectors. Addition and subtraction and multiplication of vectors- Dot and Cross products, problems.

#### Module-2

**Differential Calculus:** Review of elementary differential calculus. Polar curves –angle between the radius vector and the tangent pedal equation-Problems. Maclaurin's series expansions, problems.

**Partial Differentiation:** Euler's theorem for homogeneous functions of two variables. Total derivatives - differentiation of composite function. Application to Jacobians of order two.

#### Module-3

**Vector Differentiation:** Differentiation of vector functions. Velocity and acceleration of a particle moving on a space curve. Scalar and vector point functions. Gradient, Divergence, Curl and Laplacian (Definitions only). Solenoidal and irrotational vector fields-Problems.

#### Module-4

Integral Calculus: Review of elementary integral calculus. Statement of reduction formulae for  $\sin^n x$ ,  $\cos^n x$ , and  $\sin^m x \times \cos^n x$  and evaluation of these with standard limits-Examples. Double and triple integrals, problems.

#### Module-5

Ordinary differential equations (ODEs): Introduction-solutions of first order and first degree differential equations: Variable Separable methods, exact and linear differential equations of order one. Application to Newton's law of cooling.

Course Outcomes: At the end of the course the student will be able to:

- Apply concepts of complex numbers and vector algebra to analyze the problems arising in related area.
- 2. Use derivatives and partial derivatives to calculate rate of change of multivariate functions.
- 3. Analyze position, velocity and acceleration in two and three dimensions of vector valued functions.
- 4. Learn techniques of integration including the evaluation of double and triple integrals.
- 5. Identify and solve first order ordinary differential equations.

#### Question paper pattern:

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- Each full question can have a maximum of 4 sub questions.
- There will be 2 full questions from each module covering all the topics of the module.
- Students will have to answer 5 full questions, selecting one full question from each module.
- The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

#### **Textbook**

1. Higher Engineering Mathematics, B.S. Grewal, Khanna Publishers, 43<sup>rd</sup> Edition, 2015

#### Reference Books

- 1. Advanced Engineering Mathematics, E. Kreyszig, John Wiley & Sons, 10<sup>th</sup> Edition, 2015
- 2. Engineering Mathematics Vol.I, Rohit Khurana, Cengage Learning, 2015

H. O. D.

DiVIDE

Dept. Of Electronics & Communication Aiva' Institute of Frag. & Technology Mijar, WOODS, JAI - 574 226

# BE 2018 Scheme Fourth Semester Syllabus EC / TC B. E. Common to all Programmes

Choice Based Credit System (CBCS) and Outcome Based Education (OBE)

### **SEMESTER - IV**

# COMPLEX ANALYSIS, PROBABILITY AND STATISTICAL METHODS

Course Code	: 18MAT41	CIE Marks	:40
Lecture Hours/Week	(L:T:P): (2:2:0)	SEE Marks	:60
Total Number of Lec	ture Hours :40 (8 Hrs / Module)	Exam Hours	: 03
	CREDITS: 03		

#### Course Learning Objectives:

- To provide an insight into applications of complex variables, conformal mapping and special functions arising in potential theory, quantum mechanics, heat conduction and field theory.
- To develop probability distribution of discrete, continuous random variables and joint probability distribution occurring in digital signal processing, design engineering and microwave engineering.

#### Module-1

Calculus of complex functions: Review of function of a complex variable, limits, continuity, and differentiability. Analytic functions: Cauchy-Riemann equations in Cartesian and polar forms and consequences.

Construction of analytic functions: Milne-Thomson method-Problems.

#### Module-2

Conformal transformations: Introduction. Discussion of transformations:  $w = Z^2$ ,  $w = e^z$ , w = z + 1/z ( $z \ne 0$ ). Bilinear transformations- Problems. Complex integration: Line integral of a complex function-Cauchy's theorem and Cauchy's integral formula and problems.

#### Module-3

**Probability Distributions:** Review of basic probability theory. Random variables (discrete and continuous), probability mass/density functions. Binomial,

Poisson, exponential and normal distributions- problems (No derivation for mean and standard deviation)-Illustrative examples.

#### Module-4

Statistical Methods: Correlation and regression-Karl Pearson's coefficient of correlation and rank correlation -problems. Regression analysis- lines of regression -problems.

Curve Fitting: Curve fitting by the method of least squares- fitting the curves of the form-

$$y = ax + b$$
,  $y = ax^{b}$  and  $y = ax^{2} + bx + c$ 

#### Module-5

Joint probability distribution: Joint Probability distribution for two discrete random variables, expectation and covariance.

Sampling Theory: Introduction to sampling distributions, standard error, Type-I and Type-II errors. Test of hypothesis for means, student's t-distribution, Chi-square distribution as a test of goodness of fit.

#### **Course Outcomes:**

At the end of the course the student will be able to:

- 1. Use the concepts of analytic function and complex potentials to solve the problems arising in electromagnetic field theory.
- 2. Utilize conformal transformation and complex integral arising in aerofoil theory, fluid flow visualization and image processing.
- 3. Apply discrete and continuous probability distributions in analyzing the probability models arising in engineering field.
- 4. Make use of the correlation and regression analysis to fit a suitable mathematical model for the statistical data.
- 5. Construct joint probability distributions and demonstrate the validity of testing the hypothesis.

#### Question paper pattern:

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- Each full question can have a maximum of 4 sub questions.
- There will be 2 full questions from each module covering all the topics of the module.
- Students will have to answer 5 full questions, selecting one full question from each module.

The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

#### **Textbooks**

- Advanced Engineering Mathematics, E. Kreyszig, John Wiley & Sons, 1. 10th Edition, 2016
- Higher Engineering Mathematics, B. S. Grewal, Khanna Publishers, 44\* 2. Edition, 2017
- Engineering Mathematics, Srimanta Pal et. al., Oxford University Press, 3. 3<sup>rd</sup> Edition, 2016

#### Reference Books

- Advanced Engineering Mathematics, C. Ray Wylie, Louis C. Barrett, 1. McGraw-Hill, 6th Edition 1995
- Introductory Methods of Numerical Analysis, S.S.Sastry, Prentice Hall 2. of India, 4th Edition 2010
- Higher Engineering Mathematics, B. V. Ramana, McGraw-Hill, 11th Edition, 3. 2010
- A Text Book of Engineering Mathematics, N. P. Bali and Manish Goyal, 4. Laxmi Publications, 2014

### Web links and Video Lectures:

- http://nptel.ac.in/courses.php?disciplineID=111 1.
- http://www.class-central.com/subject/math(MOOCs) 2.
- http://academicearth.org/ 3.
- VTU EDUSAT PROGRAMME 20 4.

H. O. D.

DV. TZ

Dept. Of Electronics & Communication Alva' - Institute of Engq. & Technology Mijar, WOODSIDRI - 574 225

#### B. E. 2018 Scheme Fourth Semester Syllabus (EC / TC) Choice Based Credit System (CBCS) and Outcome Based Education (OBE)

#### **ANALOG CIRCUITS**

Course Code : 18EC42	CIE Marks : 40
Lecture Hours/Week: 03 + 2 (Tutorial)	SEE marks: 60
Total Number of Lecture Hours: 50 (10 Hrs / Module)	Exam Hours: 03
CREDITS : 04	

Course Learning Objectives: This course will enable students to:

- Explain various BJT parameters, connections and configurations.
- Design and demonstrate the diode circuits and transistor amplifiers.
- Explain various types of FET biasing, and demonstrate the use of FET amplifiers.
- Construct frequency response of FET amplifiers at various frequencies.
- Analyze Power amplifier circuits in different modes of operation.
- Construct Feedback and Oscillator circuits using FET.

#### Module -1

BJT Biasing: Biasing in BJT amplifier circuits: The Classical Discrete circuit bias (Voltage-divider bias), Biasing using a collector to base feedback resistor. Small signal operation and Models: Collector current and transconductance, Base current and input resistance, Emitter current and input resistance, voltage gain, Separating the signal and the DC quantities, The hybrid Π model.

**MOSFETs: Biasing in MOS amplifier circuits:** Fixing  $V_{GS}$ , Fixing  $V_{GS}$ , Drain to Gate feedback resistor.

Small signal operation and modeling: The DC bias point, signal current in drain, voltage gain, small signal equivalent circuit models, transconductance. [Text 1: 3.5(3.5.1, 3.5.3), 3.6(3.6.1 to 3.6.6), 4.5(4.5.1, 4.5.2, 4.5.3), 4.6(4.6.1 to 4.6.6) ]

#### Module -2

**MOSFET Amplifier configuration:** Basic configurations, characterizing amplifiers, CS amplifier with and without source resistance R<sub>s</sub>. Source follower. **MOSFET internal capacitances and High frequency model:** The gate capacitive effect, Junction capacitances, High frequency model.

Frequency response of the CS amplifier: The three frequency bands, high frequency response, Low frequency response.

Oscillators: FET based Phase shift oscillator, LC and Crystal Oscillators (no derivation)

[Text 1: 4.7(4.7.1 to 4.7.4, 4.7.6) 4.8(4.8.1, 4.8.2, 4.8.3), 4.9, 12.2.2, 12.3.1, 12.3.2] L1, 1.2, 1.3

#### Module -3

Feedback Amplifier: General feedback structure, Properties of negative feedback, The Four Basic Feedback Topologies, The series shunt, series series, shunt-shunt and shunt-series amplifiers (Qualitative Analysis).

Output Stages and Power Amplifiers: Introduction, Classification of output stages, Class A output stage, Class B output stage: Transfer Characteristics, Power Dissipation, Power Conversion efficiency, Class AB output stage, Class C tuned Amplifier.

[Text 1: 7.1, 7.2, 7.3, 7.4.1, 7.5.1, 7.6 (7.6.1 to 7.6.3), 13.1, 13.2, 13.3 (13.3.1, 13.3.2, 13.3.3, 13.4, 13.7)]

#### Module -4

#### Op-Amp with Negative Feedback and general applications

Inverting and Non inverting Amplifiers - Closed Loop voltage gain, Input impedance, Output impedance, Bandwidth with feedback. DC and AC Amplifiers, Summing, Scaling and Averaging Amplifiers, Instrumentation amplifier, Comparators, Zero Crossing Detector, Schmitt trigger.

[Text 2: 3.3(3.3.1 to 3.3.6), 3.4(3.4.1 to 3.4.5) 6.2, 6.5, 6.6 (6.6.1), 8.2, 8.3, 8.4] 1.1, 1.2, 1.3

#### Module -5

**Op-Amp Circuits**: DAC - Weighted resistor and R-2R ladder, ADC-Successive approximation type, Small Signal half wave rectifier, Active Filters, First and second order low-pass and high-pass Butterworth filters, Band-pass filters, Band reject filters.

555 Timer and its applications: Monostable and a stable Multivibrators. [Text 2: 8.11(8.11.1a, 8.11.1b), 8.11.2a, 8.12.2, 7.2, 7.3, 7.4, 7.5, 7.6, 7.8, 7.9, 9.4.1, 9.4.1(a), 9.4.3, 9.4.3(a)]

L1, L2, L3

Course Outcomes: At the end of this course students will demonstrate the ability to

- Understand the characteristics of BJTs and FETs.
- 2. Design and analyze BJT and FET amplifier circuits.
- 3. Design sinusoidal and non-sinusoidal oscillators.
- 4. Understand the functioning of linear ICs.
- 5. Design of Linear IC based circuits.

Question paper pattern:

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- Each full question can have a maximum of 4 sub questions.
- There will be 2 full questions from each module covering all the topics of the module.
- Students will have to answer 5 full questions, selecting one full question from each module.
- The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

#### Text Books:

- Microelectronic Circuits, Theory and Applications, Adel S Sedra, Kenneth 1. C Smith, 6th Edition, Oxford, 2015. ISBN:978-0-19-808913-1
- Op-Amps and Linear Integrated Circuits, Ramakant A Gayakwad, 4th 2. Edition. Pearson Education, 2000. ISBN: 8120320581

#### **Reference Books:**

- Electronic Devices and Circuit Theory, Robert L Boylestad and Louis 1. Nashelsky, 11th Edition, Pearson Education, 2013, ISBN: 978-93-325-4260-0.
- Fundamentals of Microelectronics, Behzad Razavi, 2nd Edition, John 2. Weily, 2015, ISBN 978-81-265-7135-2
- J.Millman & C.C. Halkias—Integrated Electronics, 2<sup>nd</sup> edition, 2010, 3. TMH. ISBN 0-07-462245-5

H. O. D.

DoV. To

Dept. Of Electronics & Communication Alva' - Institute of Engg. & Yechnology Mijar, MOODSIDRI - 574 226

#### **CONTROL SYSTEMS**

Course Code : 18EC43	CIE Marks : 40
Lecture Hours/Week: 3	SEE Marks: 60
Total Number of Lecture Hours: 40(8 Hrs/Module)	Exam Hours: 03
CREDITS-03	

# Course Learning Objectives: This course will enable students to:

- Understand the basic features, configurations and application of control systems.
- Understand various terminologies and definitions for the control systems.
- Learn how to find a mathematical model of electrical, mechanical and electro- mechanical systems.
- Know how to find time response from the transfer function.
- Find the transfer function via Masons' rule.
- Analyze the stability of a system from the transfer function.

#### Module – 1

**Introduction to Control Systems:** Types of Control Systems, Effect of Feedback Systems, Differential equation of Physical Systems – Mechanical Systems, Electrical Systems, Electromechanical systems, Analogous Systems.

L1, L2, L3

#### Module – 2

Block diagrams and signal flow graphs: Transfer functions, Block diagram algebra and Signal Flow graphs.

L1, L2, L3

#### Module - 3

Time Response of feedback control systems: Standard test signals, Unit step response of First and Second order Systems. Time response specifications, Time response specifications of second order systems, steady state errors and error constants. Introduction to PI, PD and PID Controllers (excluding design).

L1, L2, L3

#### Module – 4

**Stability analysis:** Concepts of stability, Necessary conditions for Stability, Routh stability criterion, Relative stability analysis: more on the Routh stability criterion.

Introduction to Root-Locus Techniques, The root locus concepts, Construction of rootloci.

Frequency domain analysis and stability: Correlation between time and frequency response, Bode Plots, Experimental determination of transfer function.

L1, L2, L3

#### Module - 5

Introduction to Polar Plots, (Inverse Polar Plots excluded) Mathematical preliminaries, Nyquist Stability criterion, (Systems with transportation lag excluded)

Introduction to lead, lag and lead- lag compensating networks (excluding design).

Introduction to State variable analysis: Concepts of state, state variable and state models for electrical systems, Solution of state equations.

L1, L2, L3

Course Outcomes: At the end of the course, the students will be able to

- Develop the mathematical model of mechanical and electrical systems.
- Develop transfer function for a given control system using block diagram reduction techniques and signal flow graph method.
- Determine the time domain specifications for first and second order systems.
- 4. Determine the stability of a system in the time domain using Routh-Hurwitz criterion and Root-locus technique.
- 5. Determine the s stability of a system in the frequency domain using Nyquist and bode plots.

#### Question paper pattern:

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- Each full question can have a maximum of 4 sub questions.
- There will be 2 full questions from each module covering all the topics of the module.
- Students will have to answer 5 full questions, selecting one full question from each module.
- The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

#### Text Book:

 J. Nagarath and M. Gopal, "Control Systems Engineering", New Age International(P) Limited, Publishers, Fifth edition - 2005, ISBN: 81 -224 - 2008-7.

#### **Reference Books:**

- 1. "Modern Control Engineering", K. Ogata, Pearson Education Asia/PHI, 4<sup>th</sup> Edition, 2002. ISBN 978-81-203-4010-7.
- 2. "Automatic Control Systems", Benjamin C. Kuo, John Wiley India Pvt. Ltd., 8<sup>th</sup> Edition, 2008.
- 3. "Feedback and Control System," Joseph J Distefano III et. al., Schaum's Outlines, TMH, 2<sup>nd</sup> Edition 2007.

H. O. D.

Dept. of Electronics & Communication Alva's Institute of Engg. & Technology Mijar, MCODBIDRI - 574 225

# ENGINEERING STATISTICS and LINEAR ALGEBRA

Course Code : 18EC44	CIE Marks : 40
Lecture Hours/Week: 03	SEE Marks : 60
Total Number of Lecture Hours: 40 (8 Hrs / Module)	Exam Hours : 03
CREDITS-03	

Course Learning Objectives: This course will enable students to:

- Understand and Analyze Single and Multiple Random Variables, and their extension to Random Processes.
- Familiarization with the concept of Vector spaces and orthogonality with a qualitative insight into applications in communications.
- Compute the quantitative parameters for functions of single and Multiple Random Variables and Processes.
- Compute the quantitative parameters for Matrices and Linear Transformations.

#### Module-1

Single Random Variables: Definition of random variables, cumulative distribution function continuous and discrete random variables; probability mass function, probability density functions and properties; Expectations, Characteristic functions, Functions of single Random Variables, Conditioned Random variables. Application exercises to Some special distributions: Uniform, Exponential, Laplace, Gaussian, Binomial, and Poisson distribution. (Chapter 4 Text 1),

#### Module -2

Multiple Random variables: Concept, Two variable CDF and PDF, Two Variable expectations (Correlation, orthogonality, Independent), Two variable transformation, Two Gaussian Random variables, Sum of two independent Random Variables, Sum of IID Random Variables – Central limit Theorem and law of large numbers, Conditional joint Probabilities, Application exercises to Chi-square RV, Student-T RV, Cauchy and Rayleigh RVs.

(Chapter 5 Text 1),

L1, L2, L3

#### Module-3

Random Processes: Ensemble, PDF, Independence, Expectations, Stationarity, Correlation Functions (ACF, CCF, Addition, and Multiplication), Ergodic Random Processes, Power Spectral Densities (Wiener Khinchin, Addition and Multiplication of RPs, Cross spectral densities), Linear Systems (output Mean, Cross correlation and Auto correlation of Input and output), Exercises with Noise. (Chapter 6 Text 1),

#### Module-4

Vector Spaces: Vector spaces and Null subspaces, Rank and Row reduced form, Independence, Basis and dimension, Dimensions of the four subspaces, Rank-Nullity Theorem, Linear Transformations

Orthogonality: Orthogonal Vectors and Subspaces, Projections and Least squares, Orthogonal Bases and Gram-Schmidt Orthogonalization procedure. (Refer Chapters 2 and 3 Text 2),

L1, L2, L3

#### Module -5

**Determinants:** Properties of Determinants, Permutations and Cofactors. (Refer Chapter 4, Text 2)

**Eigen values and Eigen vectors:** Review of Eigenvalues and Diagonalization of a Matrix, Special Matrices (Positive Definite, Symmetric) and their properties, Singular Value Decomposition.

(Refer Chapter 5, Text 2),

L1, L2, L3

Course Outcomes: After studying this course, students will be able to:

- 1. Analyze and evaluate single and multiple random variables.
- 2. Identify and associate Random Variables and Random Processes in Communication events.
- 3. Analyze and model the Random events in typical communication events to extract quantitative statistical parameters.
- 4. Analyze and model typical signal sets in terms of a basis function set of Amplitude, phase and frequency.
- 5. Demonstrate by way of simulation or emulation the ease of analysis employing basis functions, statistical representation and Eigen values.

### Question paper pattern:

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- Each full question can have a maximum of 4 sub questions.
- There will be 2 full questions from each module covering all the topics of the module.
- Students will have to answer 5 full questions, selecting one full question from each module.
- The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

#### **Text Books:**

1. Richard H Williams, "Probability, Statistics and Random Processes for Engineers" Cengage Learning, 1st Edition, 2003, ISBN 13: 978-0-534-36888-3, ISBN 10: 0-534-36888-3.

Gilbert Strang, "Linear Algebra and its Applications", Cengage Learning, 2. 4th Edition, 2006, ISBN 97809802327

#### **Reference Books:**

- Hwei P. Hsu, "Theory and Problems of Probability, Random Variables, 1. and Random Processes" Schaums Outline Series, McGraw Hill. ISBN 10: 0-07- 030644-3.
- K. N. HariBhat, K Anitha Sheela, Jayant Ganguly, "Probability Theory 2. and Stochastic Processes for Engineers", Cengage Learning India, 2019

HOD

Dept. Of Electronics & Communication Alva' : Institute of angg. & Technology Mijar, MOODBIDRI - 574 225

#### SIGNALS AND SYSTEMS

Course Code : 18EC45	CIE Marks: 40
Lecture Hours/Week: 03	SEE Marks: 60
Total Number of Lecture Hours: 40 (8 Hours / Module)	Exam Hours: 03
CREDITS-03	

Course Learning Objectives: This course will enable students to:

- Understand the mathematical description of continuous and discrete time signals and systems.
- Analyze the signals in time domain using convolution sum and Integral.
- Classify signals into different categories based on their properties.
- Analyze Linear Time Invariant (LTI) systems in time and transform domains.

#### Module-1

Introduction and Classification of signals: Definition of signal and systems, communication and control system as examples Classification of signals.

Basic Operations on signals: Amplitude scaling, addition, multiplication, differentiation, integration, time scaling, time shift and time reversal.

Elementary signals/Functions: Exponential, sinusoidal, step, impulse and ramp functions. Expression of triangular, rectangular and other waveforms in terms of elementary signals.,

L1, L2, L3

#### Module -2

System Classification and properties: Linear-nonlinear, Time variant -invariant, causal-noncausal, static-dynamic, stable-unstable, invertible.

Time domain representation of LTI System: Impulse response, convolution sum, convolution integral. Computation of convolution sum and convolution integral using graphical method for unit step and unit step, unit step and exponential, exponential and exponential, unit step and rectangular, and rectangular and rectangular.

L1, L2, L3

#### Module-3

LTI system Properties in terms of impulse response: System interconnection, Memory less, Causal, Stable, Invertible and Deconvolution, and step response. Fourier Representation of Periodic Signals: CTFS properties and basic problems.

L1, L2, L3

#### Module -4

**Fourier Representation of aperiodic Signals**: Introduction to Fourier Transform & DTFT, Definition and basic problems.

Properties of Fourier Transform: Linearity, Time shift, Frequency shift, Scaling, Differentiation and Integration, Convolution and Modulation, Parseval's theorem and problems on properties of Fourier Transform.

L1, L2, L3

#### Module -5

The Z-Transforms: Z transform, properties of the region of convergence, properties of the Z-transform, Inverse Z-transform, Causality and stability, L1, L2, L3 Transform analysis of LTI systems.

Course Outcomes: At the end of the course, students will be able to:

- Analyze the different types of signals and systems.
- Determine the linearity, causality, time-invariance and stability proper-2. ties of continuous and discrete time systems.
- Evaluate the convolution sum and integral. 3.
- Represent continuous and discrete signals & systems in frequency domain using Fourier representations.
- 5. Analyze discrete time signals and systems using Z-transforms.

#### **Ouestion paper pattern:**

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- Each full question can have a maximum of 4 sub questions.
- There will be 2 full questions from each module covering all the topics of the module.
- Students will have to answer 5 full questions, selecting one full question from each module.
- The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

#### Text Book:

Simon Haykin and Barry Van Veen, "Signals and Systems", 2nd Edition, 2008, Wiley India. ISBN 9971-51-239-4.

#### Reference Books:

- Michael Roberts, "Fundamentals of Signals & Systems", 2nd edition, 1. Tata McGraw-Hill, 2010, ISBN 978-0-07-070221-9.
- Alan V Oppenheim, Alan S Willsky and S Hamid Nawab, "Signals 2. and Systems" Pearson Education Asia / PHI, 2nd edition, 1997. Indian Reprint 2002.
- H.P Hsu, R. Ranjan, "Signals and Systems", Schaum's outlines, TMH, 3. 2006.
- B. P. Lathi, "Linear Systems and Signals", Oxford University Press, 4.
- Ganesh Rao and Satish Tunga, "Signals and Systems", Pearson/ 5. Sanguine.

#### MICROCONTROLLER

Course Code	: 18EC46	CIE Marks : 40
Lastura Hours/W	cek: 03	SEE Marks : 60
Total Number of I	Lecture Hours: 40 (8 Hours / Module)	Exam Hours: 03
Total	CREDITS - 03	

Course Learning Objectives: This course will enable students to:

- Understand the difference between a Microprocessor and a Microcontroller and embedded microcontrollers.
- Familiarize the basic architecture of 8051 microcontroller.
- Program 8051microprocessor using Assembly Level Language and C
- Understand the interrupt system of 8051 and the use of interrupts.
- Understand the operation and use of inbuilt Timers/Counters and Serial port of 8051.
- Interface 8051 to external memory and I/O devices using its I/O ports.

#### Module-1

**8051 Microcontroller:** Microprocessor vs Microcontroller, Embedded Systems, Embedded Microcontrollers, 8051 Architecture-Registers, Pin diagram, I/O ports functions, Internal Memory organization. External Memory (ROM & RAM) interfacing.

L1, L2

#### Module -2

8051 Instruction Set: Addressing Modes, Data Transfer instructions, Arithmetic instructions, Logical instructions, Branch instructions, Bit manipulation instructions. Simple Assembly language program examples (without loops) to use these instructions.

L1, L2

#### Module-3

**8051 Stack, I/O Port Interfacing and Programming:** 8051 Stack, Stack and Subroutine instructions. Assembly language program examples on subroutine and involving loops.

Interfacing simple switch and LED to I/O ports to switch on/off LED with respect to switch status.

L1, L2, L3

#### Module -4

8051 Timers and Serial Port: 8051 Timers and Counters – Operation and Assembly language programming to generate a pulse using Mode-1 and a square wave using Mode-2 on a port pin. 8051 Serial Communication- Basics of Serial Data Communication, RS-232 standard, 9 pin RS232 signals, Simple Serial Port programming in Assembly and C to transmit a message and to receive data serially.

L1, L2, L3

# Module-5

programming to generate a square waveform on a port pin using a Timer their 8051 Assembly language interfacing programming. interrupt. Interfacing 8051 to ADC-0804, DAC, LCD and Stepper motor and language programming to generate an external interrupt using a switch,  $8051\,C$ 8051 Interrupts and Interfacing Applications: 8051 Interrupts. 8051 Assembly

Course outcomes: At the end of the course, students will be able to:

- Explain the difference between Microprocessors & Microcontrollers, Architecture of 8051 Microcontroller, Interfacing of 8051 to external
- memory and Instruction set of 8051. Write 8051 Assembly level programs using 8051 instruction set
- į 12 Explain the Interrupt system, operation of Timers/Counters and Serial
- 4 serial data using 8051 serial port. 8051 I/O port pin using interrupt and C Programme to send & receive Write 8051 Assembly language programs to generate square wave on port of 8051.
- S Interface simple switches, simple LEDs, ADC 0804, LCD and Stepper Motor to 8051 using 8051 I/O ports

# Question paper pattern:

- Examination will be conducted for 100 marks with question paper
- containing 10 full questions, each of 20 marks.
- There will be 2 full questions from each module covering all the topics Each full question can have a maximum of 4 sub questions
- Students will have to answer 5 full questions, selecting one full question of the module. from each module.
- marks is 60. The total marks will be proportionally reduced to 60 marks as SEE

# Text Books:

- McKinlay; PHI, 2006 / Pearson, 2006. and C", Muhammad Ali Mazidi and Janice Gillespie Mazidi and Rollin D. "The 8051 Microcontroller and Embedded Systems - using assembly
- Ņ Cengage Learning "The 8051 Microcontroller", Kenneth J. Ayala, 3rd Edition, Thomson/

### Reference Books:

- "The 8051 Microcontroller Based Embedded Systems", Manish K Patel, 1. McGraw Hill, 2014, ISBN: 978-93-329-0125-4.
- "Microcontrollers: Architecture, Programming, Interfacing and System 2. Design", Raj Kamal, Pearson Education, 2005.

H.O.D.

D.V. T

Dept. Of Electromics & Communication Alva' Institute of Engg. 3 Technology Mijar, MOODBIDRI - 574 220

# MICROCONTROLLER LABORATORY

Codo: 18FCI 47	CIE Marks : 40	SEE Marks: 60
Laboratory Code: 18ECL47 Lecture Hours/Week: 02 Hours	Tutorial (Instructions)	+ 02 Hours Laboratory Exam Hours: 03
DDT Levels · L1 L2, L3	CREDITS 02	DAMIT

# Course Learning Objectives: This laboratory course enables students to

- Understand the basics of microcontroller and its applications.
- Have in-depth knowledge of 8051 assembly language programming.
- Understand controlling the devices using C programming.
- The concepts of I/O interfacing for developing real time embedded systems.

# **Laboratory Experiments**

### I. PROGRAMMING

- Data Transfer: Block Move, Exchange, Sorting, Finding largest element 1. in an array.
- Arithmetic Instructions Addition/subtraction, multiplication and 2. division, square, Cube – (16 bits Arithmetic operations – bit addressable).
- Counters. 3.
- Boolean & Logical Instructions (Bit manipulations). 4.
- Conditional CALL & RETURN. 5.
- Code conversion: BCD-ASCII; ASCII-Decimal; Decimal ASCII; HEX 6. - Decimal and Decimal - HEX.
- Programs to generate delay, Programs using serial port and on-Chip 7. timer/counter.

#### **II.INTERFACING**

- Interface a simple toggle switch to 8051 and write an ALP to generate an 1. interrupt which switches on an LED (i) continuously as long as switch is on and (ii) only once for a small time when the switch is turned on.
- Write a C program to (i) transmit and (ii) to receive a set of characters 2. serially by interfacing 8051 to a terminal.
- Write ALPs to generate waveforms using ADC interface. 3.
- Write ALP to interface an LCD display and to display a message on it. 4.
- Write ALP to interface a Stepper Motor to 8051 to rotate the motor. 5.
- Write ALP to interface ADC-0804 and convert an analog input connected 6. to it.

# Course Outcomes: On the completion of this laboratory course, the students will be able to:

- 1. Enhance programming skills using Assembly language and C.
- 2. Write Assembly language programs in 8051 for solving simple problems that manipulate input data using different instructions of 8051.
- 3. Interface different input and output devices to 8051 and control them using Assembly language programs.
- 4. Interface the serial devices to 8051 and do the serial transfer using C programming.
- 5. Develop applications based on Microcontroller 8051.

# **Conduct of Practical Examination:**

- All laboratory experiments are to be included for practical examination.
- Students are allowed to pick one experiment from the lot.
- Strictly follow the instructions as printed on the cover page of answer script for breakup of marks.
- Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero.

# ANALOG CIRCUITS LABORATORY

Laboratory Code: 18ECL48	CIE Marks : 40	SEE Marks : 60
Lecture Hours/Week: 02 Hours	Tutorial (Instructions)	+ 02 Hours Laboratory
RBT Levels: L1, L2, L3		Exam Hours: 03
	CREDITS 02	

# Course Learning Objectives: This laboratory course enables students to

- Understand the circuit configurations and connectivity of BJT and FET Amplifiers and Study of frequency response
- Design and test of analog circuits using OPAMPs
- Understand the feedback configurations of transistor and OPAMP circuits
- Use of circuit simulation for the analysis of electronic circuits.

#### **Laboratory Experiments**

#### **PART A: Hardware Experiments**

- 1. Design and setup the Common Source JFET/MOSFET amplifier and plot the frequency response.
- Design and set up the BJT common emitter voltage amplifier with and without feedback and determine the gain-bandwidth product, input and output impedances.
- 3. Design and set-up BJT/FET i) Colpitts Oscillator and ii) Crystal Oscillator
- 4. Design active second order Butterworth low pass and high pass filters.
- 5. Design Adder, Integrator and Differentiator circuits using Op-Amp
- 6. Test a comparator circuit and design a Schmitt trigger for the given UTP and LTP values and obtain the hysteresis.
- 7. Design 4 bit R 2R Op-Amp Digital to Analog Converter (i) using 4 bit binary input from toggle switches and (ii) by generating digital inputs using mod-16 counter.
- 8. Design Monostable and a stable Multivibrator using 555 Timer.

# PART-B: Simulation using EDA software (EDWinXP, PSpice, MultiSim, Proteus, CircuitLab or any other equivalent tool can be used)

- 1. RC Phase shift oscillator and Hartley oscillator
- 2. Narrow Band-pass Filter and Narrow band-reject filter
- 3. Precision Half and full wave rectifier
- 4. Monostable and Astable Multivibrator using 555 Timer.

Course Outcomes: On the completion of this laboratory course, the students will be able to:

- 1. Analyze Frequency response of JFET/MOSFET amplifier.
- 2. Design BJT/FETs amplifier with and without feedback and evaluate their performance characteristics.
- 3. Apply the knowledge gained in the design of BJT/FET circuits in Oscillators.
- 4. Design analog circuits using OPAMPs for different applications.
- 5. Simulate and analyze analog circuits that uses ICs for different electronic applications.

## **Conduct of Practical Examination:**

- All laboratory experiments are to be included for practical examination.
- Students are allowed to pick one experiment from the lot.
- Strictly follow the instructions as printed on the cover page of answer script for breakup of marks.
- Change of experiment is allowed only once and Marks allotted to the procedure part to be made zero.

#### **Reference Books:**

David A Bell, "Fundamentals of Electronic Devices and Circuits Lab 1. Manual, 5th Edition, 2009, Oxford University Press.

H. O. D.

D.V.

Dept. Of Electronics & Communication Alva' Institute of Engg & Technology Mijar, MC 30610R1 - 574 22-

# ADDITIONALMATHEMATICS-II

	: 18MATDIP41	CIE Marks	:40
Course Code Lecture Hours/Week (L:T:P),	: (2:1:0)	SEE Marks	:60
Credits	:0	Exam Hours	: 03
Credits			

# **Course Learning Objectives:**

- To provide essential concepts of linear algebra, second & higher order differential equations along with methods to solve them.
- To provide an insight into elementary probability theory and numerical methods.

#### Module-1

Linear Algebra: Introduction - rank of matrix by elementary row operations -Echelon form. Consistency of system of linear equations - Gauss elimination method. Eigen values and Eigen vectors of a square matrix. Problems.

#### Module-2

Numerical Methods: Finite differences. Interpolation/extrapolation using Newton's forward and backward difference formulae (Statements only)problems. Solution of polynomial and transcendental equations - Newton-Raphson and Regula-Falsi methods (only formulae)- Illustrative examples. Numerical integration: Simpson's one third rule and Weddle's rule (without proof) Problems.

#### Module-3

Higher order ODEs: Linear differential equations of second and higher order equations with constant coefficients. Homogeneous /nonhomogeneous equations. Inverse differential operators. [Particular Integral restricted to  $R(x) = e^{ax}$ ,  $\sin ax / \cos ax$  for f(D)y = R(x).

#### Module-4

Partial Differential Equations (PDEs):- Formation of PDEs by elimination of arbitrary constants and functions. Solution of non-homogeneous PDE by direct integration. Homogeneous PDEs involving derivative with respect to one independent variable only.

#### Module-5

Probability: Introduction. Sample space and events. Axioms of probability. Addition & multiplication theorems. Conditional probability, Bayes' theorem, problems.

Course Outcomes: At the end of the course the student will be able to:

- l. Solve systems of linear equations using matrix algebra.
- Apply the knowledge of numerical methods in modelling and solving engineering problems.
- 3. Make use of analytical methods to solve higher order differential equations.
- Classify partial differential equations and solve them by exact methods.
- Apply elementary probability theory and solve related problems.

## Question paper pattern:

- The question paper will have ten full questions carrying equal marks.
- Each full question will be for 20 marks.
- There will be two full questions (with a maximum of four sub- questions)
   from each module.
- Each full question will have sub- question covering all the topics under a module.
- The students will have to answer five full questions, selecting one full question from each module.

#### Textbook

 Higher Engineering Mathematics, B.S. Grewal, Khanna Publishers, 43<sup>rd</sup> Edition, 2015

#### Reference Books

- Advanced Engineering Mathematics, E. Kreyszig, John Wiley & Sons, 10th Edition, 2015
- Engineering Mathematics, N. P. Bali and Manish Goyal, Laxmi Publishers, 7th Edition, 2007
- Engineering Mathematics, Vol. I, Rohit Khurana, Cengage Learning, 1st Edition, 2015

D.V.

H. O. D.

Dept. Of Electronics & Communication

Alva' - Institute of Enga & Technology

Mijar, MOODBIDRI - 574 225

# B. E. 2018 Scheme Fifth Semester Syllabus (EC / TC)

Choice Based Credit System (CBCS) and Outcome Based Education (OBE)

#### SEMESTER - V

# TECHNOLOGICAL INNOVATION MANAGEMENT AND ENTREPRENEURSHIP

Course Code	: 18ES51	CIE Marks : 40
Lecture Hours/Week	: 03	SEE Marks : 60
Total Number of Lecture	Hours: 40 (08 Hours	/ Module) Exam Hours: 03
	CREDITS 03	

Course Learning Objectives: This course will enable students to:

- Understand basic skills of Management
- Understand the need for Entrepreneurs and their skills
- Identify the Management functions and Social responsibilities
- Understand the Ideation Process, creation of Business Model, Feasibility
   Study and sources of funding

#### Module-1

Management: Nature and Functions of Management – Importance, Definition, Management Functions, Levels of Management, Roles of Manager, Managerial Skills, Management & Administration, Management as a Science, Art & Profession (Selected topics of Chapter 1, Text 1).

Planning: Planning-Nature, Importance, Types, Steps and Limitations of Planning; Decision Making – Meaning, Types and Steps in Decision Making (Selected topics from Chapters 4 & 5, Text 1).

L1,L2

#### Module-2

Organizing and Staffing: Organization-Meaning, Characteristics, Process of Organizing, Principles of Organizing, Span of Management (meaning and importance only), Departmentalisation, Committees—Meaning, Types of Committees; Centralization Vs Decentralization of Authority and Responsibility; Staffing-Need and Importance, Recruitment and Selection Process (Selected topics from Chapters 7, 8 & 11, Text 1).

Directing and Controlling: Meaning and Requirements of Effective Direction, Giving Orders; Motivation-Nature of Motivation, Motivation Theories (Maslow's Need-Hierarchy Theory and Herzberg's Two Factor Theory); Communication – Meaning, Importance and Purposes of Communication; Leadership-Meaning, Characteristics, Behavioural Approach of Leadership;

Coordination-Meaning, Types, Techniques of Coordination; Controlling -Meaning, Need for Control System, Benefits of Control, Essentials of Effective Control System, Steps in Control Process

(Selected topics from Chapters 15 to 18 and 9, Text 1).

L1,L2

#### Module-3

Social Responsibilities of Business: Meaning of Social Responsibility, Social Responsibilities of Business towards Different Groups, Social Audit, Business Ethics and Corporate Governance (Selected topics from Chapter 3, Text 1). Entrepreneurship: Definition of Entrepreneur, Importance of Entrepreneurship, concepts of Entrepreneurship, Characteristics of successful Entrepreneur, Classification of Entrepreneurs, Myths of Entrepreneurship, Entrepreneurial Development models, Entrepreneurial development cycle, Problems faced by Entrepreneurs and capacity building for Entrepreneurship (Selected topics from L1,L2 Chapter 2, Text 2).

#### Module-4

Family Business: Role and Importance of Family Business, Contributions of Family Business in India, Stages of Development of a Family Business, Characteristics of a Family-owned Business in India, Various types of family businesses (Selected topics from Chapter 4, (Page 71-75) Text 2).

Idea Generation and Feasibility Analysis- Idea Generation; Creativity and Innovation; Identification of Business Opportunities; Market Entry Strategies; Marketing Feasibility; Financial Feasibilities; Political Feasibilities; Economic Feasibility; Social and Legal Feasibilities; Technical Feasibilities; Managerial Feasibility, Location and Other Utilities Feasibilities. (Selected topics from Chapter 6(Page No. 111-117) & Chapter 7(Page No. 140-142), Text 2)

L1,L2

#### Module-5

Business model - Meaning, designing, analyzing and improvising; Business Plan - Meaning, Scope and Need; Financial, Marketing, Human Resource and Production/Service Plan; Business plan Formats; Project report preparation and presentation; Why some Business Plan fails? (Selected topics from Chapter 8 (Page No 159-164, Text 2)

Financing and How to start a Business? Financial opportunity identification; Banking sources; Nonbanking Institutions and Agencies; Venture Capital -Meaning and Role in Entrepreneurship; Government Schemes for funding business; Pre launch, Launch and Post launch requirements; Procedure for getting License and Registration; Challenges and Difficulties in Starting an Enterprise(Selected topics from Chapter 7(Page No 147-149), Chapter 5(Page No 93-99) & Chapter 8(Page No. 166-172) Text 2)

Project Design and Network Analysis: Introduction, Importance of Network

Analysis, Origin of PERT and CPM, Network, Network Techniques, Need for Network Techniques, Steps in PERT, CPM, Advantages, Limitations and Differences.

(Selected topics from Chapters 20, Text 3).

L1,L2,L3

Course Outcomes: After studying this course, students will be able to:

- 1. Understand the fundamental concepts of Management and Entrepreneurship and opportunities in order to setup a business
- 2. Identify the various organizations' architecture
- 3. Describe the functions of Managers, Entrepreneurs and their social responsibilities
- 4. Understand the components in developing a business plan
- 5. Recognize the various sources of funding and institutions supporting entrepreneurs

#### Text Books:

- Principles of Management P.C Tripathi, P.N Reddy, McGraw Hill 1. Education, 6th Edition, 2017. ISBN-13:978-93-5260-535-4.
- Entrepreneurship Development Small Business Enterprises-Poornima 2. M Charantimath, Pearson Education 2008, ISBN 978-81-7758-260-4.
- Dynamics of Entrepreneurial Development and Management by Vasant 3. Desai. HPH 2007, ISBN: 978-81-8488-801-2.
- Robert D. Hisrich, Mathew J. Manimala, Michael P Peters and Dean A. Shepherd, "Entrepreneurship", 8th Edition, Tata Mc-Graw Hill Publishing 4. Co.Ltd.-New Delhi, 2012

### Reference Book:

Essentials of Management: An International, Innovation and Leadership perspective by Harold Koontz, Heinz Weihrich McGraw 1. Hill Education, 10th Edition 2016. ISBN- 978-93-392-2286-4.

> D.V.7 H.O.D.

Dept. Of Electronics & Communication Alva' tinstitute of Engg. & Yechnology Mijar, MOODBIDEI - 574 225

#### **DIGITAL SIGNAL PROCESSING**

Course Code : 18EC52	CIE Marks: 40
Lecture Hours/Week: 03 + 2 (Tutorial)	SEE marks: 60
Total Number of Lecture Hours: 50 (10 Hrs / Module)	Exam Hours: 03
CREDITS: 04	

Course Learning Objectives: This course will enable students to

- Understand the frequency domain sampling and reconstruction of discrete time signals.
- Study the properties and the development of efficient algorithms for the computation of DFT.
- Realization of FIR and IIR filters in different structural forms.
- Learn the procedures to design of IIR filters from the analog filters using impulse invariance and bilinear transformation.
- Study the different windows used in the design of FIR filters and design appropriate filters based on the specifications.
- Understand the architecture and working of DSP processor

#### Module-1

Discrete Fourier Transforms (DFT): Frequency domain sampling and Reconstruction of Discrete Time Signals, The Discrete Fourier Transform, DFT as a linear transformation, Properties of the DFT: Periodicity, Linearity and Symmetry properties, Multiplication of two DFTs and Circular Convolution, Additional DFT properties.

[Text 1],

L1,L2,L3

#### Module-2

Linear filtering methods based on the DFT: Use of DFT in Linear Filtering, Filtering of Long data Sequences.

Fast-Fourier-Transform (FFT) algorithms: Efficient Computation of the DFT: Radix-2 FFT algorithms for the computation of DFT and IDFT-decimation-in-time and decimation-in-frequency algorithms.

[Text 1],

L1,L2, L3

#### Module-3

Design of FIR Filters: Characteristics of practical frequency—selective filters, Symmetric and Antisymmetric FIR filters, Design of Linear-phase FIR filters using windows - Rectangular, Hamming, Hanning, Bartlett windows. Design of FIR filters using frequency sampling method. Structure for FIR Systems: Direct form, Cascade form and Lattice structures.

[Text1],

L1, L2, L3

#### Module-4

IIR Filter Design: Infinite Impulse response Filter Format, Bilinear Transformation Design Method, Analog Filters using Lowpass prototype transformation, Normalized Butterworth Functions, Bilinear Transformation and Frequency Warping, Bilinear Transformation Design Procedure, Digital Butterworth Filter Design using BLT. Realization of IIR Filters in Direct form I and II.

[Text 2], L1,L2,L3

#### Module-5

Digital Signal Processors: DSP Architecture, DSP Hardware Units, Fixed point format, Floating point Format, IEEE Floating point formats, Fixed point digital signal processors, Floating point processors, FIR and IIR filter implementations in Fixed point systems.

[Text 2], L1, L2, L3

Course Outcomes: After studying this course, students will be able to:

- Determine response of LTI systems using time domain and DFT techniques.
- Compute DFT of real and complex discrete time signals.
- Compute DFT using FFT algorithms and linear filtering approach.
- 4. Design and realize FIR and IIR digital filters.
- 5. Understand the DSP processor architecture.

#### Question paper pattern:

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- Each full question can have a maximum of 4 sub questions.
- There will be 2 full questions from each module covering all the topics of the module.
- Students will have to answer 5 full questions, selecting one full question from each module.
- The total marks will be proportionally reduced to 60 marks as SEE marks is 60

#### Text Book:

- Proakis & Manolakis, "Digital Signal Processing Principles Algorithms & Applications", 4th Edition, Pearson education, New Delhi, 2007. ISBN: 81-317-1000-9.
- Li Tan, Jean Jiang, "Digital Signal processing Fundamentals and Applications", Academic Press, 2013, ISBN: 978-0-12-415893.

#### **Reference Books:**

- 1. Sanjit K Mitra, "Digital Signal Processing, A Computer Based Approach", 4th Edition, McGraw Hill Education, 2013,
- 2. Oppenheim & Schaffer, "Discrete Time Signal Processing", PHI, 2003.
- 3. D.Ganesh Rao and Vineeth P Gejji, "Digital Signal Processing" Cengage India Private Limited, 2017, ISBN: 9386858231

H. O. D.

D.V.Y

Dept. Of Electronics & Communication Alva' Institute of Engg. & Technology Mijar, MOODB/DRI - 574 225

#### PRINCIPLES OF COMMUNICATION SYSTEMS

Course Code ::	18EC53	CIÉ Marks : 40
Lecture Hours/Week:	03 + 2 (Tutorial)	SEE marks: 60
Total Number of Lectu	re Hours: 50 (10 Hrs/Module)	Exam Hours: 03
CREDITS: 04		

#### Course Learning Objectives: This course will enable students to

- Understand and analyse concepts of Analog Modulation schemes viz; AM, FM, Low pass sampling and Quantization as a random process.
- Understand and analyse concepts digitization of signals viz; sampling, quantizing and encoding.
- Evolve the concept of SNR in the presence of channel induced noise and study Demodulation of analog modulated signals.
- Evolve the concept of quantization noise for sampled and encoded signals and study the concepts of reconstruction from these samples at a receiver.

#### Module-1

**AMPLITUDE MODULATION:** Introduction, Amplitude Modulation: Time & Frequency Domain description, Switching modulator, Envelop detector. (3.1-3.2 in Text)

**DOUBLE SIDE BAND-SUPPRESSED CARRIER MODULATION:** Time and Frequency Domain description, Ring modulator, Coherent detection, Costas Receiver, Quadrature Carrier Multiplexing. (3.3 – 3.4 in Text)

SINGLE SIDE-BAND AND VESTIGIAL SIDEBAND METHODS OF MODULATION: SSB Modulation, VSB Modulation, Frequency Translation, Frequency- Division Multiplexing, Theme Example: VSB Transmission of Analog and Digital Television. (3.5 – 3.8 in Text)

L1, L2, L3

#### Module-2

ANGLE MODULATION: Basic definitions, Frequency Modulation: Narrow Band FM, Wide Band FM, Transmission bandwidth of FM Signals, Generation of FM Signals, Demodulation of FM Signals, FM Stereo Multiplexing, Phase–Locked Loop: Nonlinear model of PLL, Linear model of PLL, Nonlinear Effects in FM Systems. The Superheterodyne Receiver (4.1 – 4.6 of Text)

L1, L2, L3

#### Module-3

[Review of Mean, Correlation and Covariance functions of Random Processes.

(No questions to be set on these topics)]

NOISE - Shot Noise, Thermal noise, White Noise, Noise Equivalent Bandwidth (5.10 in Text)

NOISE IN ANALOG MODULATION: Introduction, Receiver Model, Noise in DSB-SC receivers. Noise in AM receivers, Threshold effect, Noise in FM receivers, Capture effect, FM threshold effect, FM threshold reduction, Preemphasis and De-emphasis in FM (6.1 – 6.6 in Text)

L1,L2,L3

#### Module-4

SAMPLING AND QUANTIZATION: Introduction, Why Digitize Analog Sources?, The Low pass Sampling process Pulse Amplitude Modulation. Time Division Multiplexing, Pulse-Position Modulation, Generation of PPM Waves, Detection of PPM Waves. (7.1 – 7.7 in Text)

L1,L2,L3

#### Module-5

SAMPLING AND QUANTIZATION (Contd): The Quantization Random Process, Quantization Noise, Pulse-Code Modulation: Sampling, Quantization, Encoding, Regeneration, Decoding, Filtering, Multiplexing; Delta Modulation (7.8 – 7.10 in Text),

Application examples - (a) Video + MPEG (7.11 in Text) and (b) Vocoders (refer Section 6.8 of Reference Book 1).

L1,L2,L3

Course Outcomes: After studying this course, students will be able to:

- 1. Analyze and compute performance of AM and FM modulation in the presence of noise at the receiver.
- 2. Analyze and compute performance of digital formatting processes with quantization noise.
- 3. Multiplex digitally formatted signals at Transmitter.
- 4. Demultiplex the signals and reconstruct digitally formatted signals at the receiver.
- 5. Design /Demonstrate the use of digital formatting in Multiplexers, Vocoders and Video transmission.

#### Question paper pattern:

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- Each full question can have a maximum of 4 sub questions.
- There will be 2 full questions from each module covering all the topics of the module.

 Students will have to answer 5 full questions, selecting one full question from each module.

• The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

### Text Book:

1. "Communication Systems", Simon Haykin & Moher, 5th Edition, John Wiley, India Pvt. Ltd, 2010, ISBN 978-81-265-2151-7.

### Reference Books:

- 1. Modern Digital and Analog Communication Systems, B. P. Lathi, Oxford University Press, 4th edition.
- 2. An Introduction to Analog and Digital Communication, Simon Haykin, John Wiley India Pvt. Ltd., 2008, ISBN 978-81-265-3653-5.
- 3. Principles of Communication Systems, H. Taub & D.L. Schilling, TMH, 2011.
- 4. Communication Systems, Harold P.E, Samy A. Mahmoud, Lee Elliott Stern, Pearson Edition, 2004.

H. O. D.

D.V.J

Dept. Of Electronics & Communication Alva's Institute of Engg. & Technology Mijar, MOCDBIDRi - 574 225

### INFORMATION THEORY and CODING

Course Code	: 18EC54	CIE Marks	:40
Lecture Hours/Week	: 3	SEE Marks	:60
Total Number of Lecture Hours: 40 (8 Hrs / Module)		Exam Hours	:03
	CREDITS-03		

Course Learning Objectives: This course will enable students to

- Understand the concept of Entropy, Rate of information and order of the source with reference to dependent and independent source.
- Study various source encoding algorithms.
- Model discrete & continuous communication channels.
- Study various error control coding algorithms.

#### Module-1

Information Theory: Introduction, Measure of information, Information content of message, Average Information content of symbols in Long Independent sequences, Average Information content of symbols in Long dependent sequences, Markov Statistical Model for Information Sources, Entropy and Information rate of Markoff Sources

(Section 4.1, 4.2 of Text 1)

L1, L2, L3

### Module-2

Source Coding: Encoding of the Source Output, Shannon's Encoding Algorithm(Sections 4.3, 4.3.1 of Text 1), Shannon Fano Encoding Algorithm (Section 2.15 of Reference Book 4)

Source coding theorem, Prefix Codes, Kraft McMillan Inequality property – KMI, Huffman codes (Section 2.2 of Text 2)

L1, L2, L3

### Module-3

Information Channels: Communication Channels, Discrete Communication channels Channel Matrix, Joint probabilty Matrix, Binary Symmetric Channel, System Entropies. (Section 4.4, 4.5, 4.51,4.5.2 of Text 1)

Mutual Information, Channel Capacity, Channel Capacity of Binary Symmetric Channel, (Section 2.5, 2.6 of Text 2)

Binary Erasure Channel, Muroga's Theorem (Section 2.27, 2.28 of Reference Book 4)

L1, L2, L3

### Module-4.

### **Error Control Coding:**

Introduction, Examples of Error control coding, methods of Controlling Errors, Types of Errors, types of Codes, Linear Block Codes: matrix description of Linear Block Codes, Error detection & Correction capabilities of Linear Block Codes, Single error correction Hamming code, Table lookup Decoding using Standard Array.

Binary Cyclic Codes: Algebraic Structure of Cyclic Codes, Encoding using an (n-k) Bit Shift register, Syndrome Calculation, Error Detection and Correction (Sections 9.1, 9.2,9.3,9.3.1,9.3.2,9.3.3 of Text 1),

L1, L2, L3

### Module-5

Convolution Codes: Convolution Encoder, Time domain approach, Transform domain approach, Code Tree, Trellis and State Diagram, The Viterbi Algorithm) (Section 8.5 – Articles 1, 2 and 3, 8.6-Article 1 of Text 2),

L1, L2, L3

Course Outcomes: After studying this course, students will be able to:

- 1. Explain concept of Dependent & Independent Source, measure of information, Entropy, Rate of Information and Order of a source
- 2. Represent the information using Shannon Encoding, Shannon Fano, Prefix and Huffinan Encoding Algorithms
- 3. Model the continuous and discrete communication channels using input, output and joint probabilities
- 4. Determine a codeword comprising of the check bits computed using Linear Block codes, cyclic codes & convolutional codes
- 5. Design the encoding and decoding circuits for Linear Block codes, cyclic codes, convolutional codes, BCH and Golay codes.

### Question paper pattern:

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- Each full question can have a maximum of 4 sub questions.
- There will be 2 full questions from each module covering all the topics of the module.
- Students will have to answer 5 full questions, selecting one full question from each module.
- The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

### Text Book:

1. Digital and Analog Communication Systems, K. Sam Shanmugam, John Wiley India Pvt. Ltd, 1996.

Digital Communication, Simon Haykin, John Wiley India Pvt. Ltd, 2008.

### Reference Books:

1. ITC and Cryptography, Ranjan Bose, TMH, II edition, 2007

2. Principles of Digital Communication, J. Das, S. K. Mullick, P. K. Chatterjee, Wiley, 1986 - Technology & Engineering

3. Digital Communications – Fundamentals and Applications, Bernard Sklar, Second Edition, Pearson Education, 2016, ISBN: 9780134724058.

4. Information Theory and Coding, HariBhat, Ganesh Rao, Cengage, 2017.

5. Error Correction Coding, Todd K Moon, Wiley Std. Edition, 2006

unD.

Dept. Of Electronics & Communication Alva's Institute of Engg. & Technology Mijar, MOODBIDRI - 574 225

# ELECTROMAGNETIC WAVES

	40
Course Code SEE Warks	50
	03
Lecture Hours/Week  Total Number of Lecture Hours: 40 (8 Hrs / Module)  CREDITS – 03  CREDITS – 03  CREDITS – 03	

Course Learning Objectives: This course will enable students to:

- Study the different coordinate systems, Physical significance of
- Understand the applications of Coulomb's law and Gauss law to different charge distributions and the applications of Laplace's and Poisson's Equations to solve real time problems on capacitance of different charge
- Understand the physical significance of Biot-Savart's, Ampere's Law and Stokes' theorem for different current distributions.
- Infer the effects of magnetic forces, materials and inductance.
- Know the physical interpretation of Maxwell's equations and applications for Plane waves for their behavior in different media.
- Acquire knowledge of Poynting theorem and its application of power flow.

### Module-1

Revision of Vector Calculus - (Text 1: Chapter 1)

Coulomb's Law, Electric Field Intensity and Flux density: Experimental law of Coulomb, Electric field intensity, Field due to continuous volume charge distribution, Field of a line charge, Field due to Sheet of charge, Electric flux density, Numerical Problems. (Text: Chapter 2.1 to 2.5, 3.1) L1, L2, L3

### Module -2

Gauss's law and Divergence: Gauss law, Application of Gauss law to point charge, line charge, Surface charge and volume charge, Point (differential) form of Gauss law, Divergence. Maxwell's First equation (Electrostatics), Vector Operator  $\nabla$  and divergence theorem, Numerical Problems (Text: Chapter 3.2 to

Energy, Potential and Conductors: Energy expended or work done in moving a point charge in an electric field, The line integral, Definition of potential difference and potential, The potential field of point charge, Potential gradient, Numerical Problems (Text: Chapter 4.1 to 4.4 and 4.6). Current and Current density, Continuity of current. (Text: Chapter 5.1, 5.2) L1, L2, L3

### Module-3

Poisson's and Laplace's Equations: Derivation of Poisson's and Laplace's Equations, Uniqueness theorem, Examples of the solution of Laplace's equation, Numerical problems on Laplace equation (Text: Chapter 7.1 to 7.3)

Steady Magnetic Field: Biot-Savart Law, Ampere's circuital law, Curl, Stokes' theorem, Magnetic flux and magnetic flux density, Basic concepts Scalar and Vector Magnetic Potentials, Numerical problems. (Text: Chapter 8.1 to 8.6)

L1, L2, L3

### Module-4

Magnetic Forces: Force on a moving charge, differential current elements, Force between differential current elements, Numerical problems (Text: Chapter 9.1 to 9.3).

Magnetic Materials: Magnetization and permeability, Magnetic boundary conditions, The magnetic circuit, Potential energy and forces on magnetic materials, Inductance and mutual reactance, Numerical problems (Text: Chapter 9.6 to 9.7).

Faraday' law of Electromagnetic Induction —Integral form and Point form, Numerical problems (Text: Chapter 10.1)

L1, L2, L3

### Module-5

Maxwell's equations Continuity equation, Inconsistency of Ampere's law with continuity equation, displacement current, Conduction current, Derivation of Maxwell's equations in point form, and integral form, Maxwell's equations for different media, Numerical problems (Text: Chapter 10.2 to 10.4)

Uniform Plane Wave: Plane wave, Uniform plane wave, Derivation of plane wave equations from Maxwell's equations, Solution of wave equation for perfect dielectric, Relation between E and H, Wave propagation in free space, Solution of wave equation for sinusoidal excitation, wave propagation in any conducting media  $(\gamma, \alpha, \beta, \eta)$  and good conductors, Skin effect or Depth of penetration, Poynting's theorem and wave power, Numerical problems. (Text: Chapter 12.1 to 12.4)

L1, L2, L3

Course Outcomes: After studying this course, students will be able to:

- 1. Evaluate problems on electrostatic force, electric field due to point, linear, volume charges by applying conventional methods and charge in a volume.
- 2. Apply Gauss law to evaluate Electric fields due to different charge distributions and Volume Charge distribution by using Divergence Theorem.

- 3. Determine potential and energy with respect to point charge and capacitance using Laplace equation and Apply Biot-Savart's and Ampere's laws for evaluating Magnetic field for different current configurations
- 4. Calculate magnetic force, potential energy and Magnetization with respect to magnetic materials and voltage induced in electric circuits.
- 5. Apply Maxwell's equations for time varying fields, EM waves in free space and conductors and Evaluate power associated with EM waves using Poynting theorem

### Question paper pattern:

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- Each full question can have a maximum of 4 sub questions.
- There will be 2 full questions from each module covering all the topics of the module.
- Students will have to answer 5 full questions, selecting one full question from each module.
- The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

### Text Book:

1. W.H. Hayt and J.A. Buck, —Engineering Electromagnetics, 8th Edition, Tata McGraw-Hill, 2014, ISBN-978-93-392-0327-6.

### Reference Books:

- 1. Elements of Electromagnetics Matthew N.O., Sadiku, Oxford university press, 4th Edn.
- 2. Electromagnetic Waves and Radiating systems E. C. Jordan and K.G. Balmain, PHI, 2<sup>nd</sup> Edn.
- 3. Electromagnetics- Joseph Edminister, Schaum Outline Series, McGraw Hill.
- 4. Fundamentals of Electromagnetics for Engineering N. Narayana Rao, Pearson.

H. O. D.

Dept. Of Electronics & Communication Alva's Institute of Engg & Technology Mijar, MOODBIDRi - 574 225

### Verilog HDL

G 1	: 18EC56	CIE Marks	:40
Course Code	: 03	SEE Marks	:60
Lecture Hours/Week	Iours: 40 (08 Hrs/Module)	Exam Hours	: 03
Total Number of Lecture 1	CREDITS-03		

Course Learning Objectives: This course will enable students to:

- Learn different Verilog HDL constructs.
- Familiarize the different levels of abstraction in Verilog.
- Understand Verilog Tasks, Functions and Directives.
- Understand timing and delay Simulation.
- Understand the concept of logic synthesis and its impact in verification

### Module 1

Overview of Digital Design with Verilog HDL: Evolution of CAD, emergence of HDLs, typical HDL-flow, why Verilog HDL?, trends in HDLs.

Hierarchical Modeling Concepts: Top-down and bottom-up design methodology, differences between modules and module instances, parts of a simulation, design block, stimulus block.

L1,L2,L3

### Module 2

Basic Concepts: Lexical conventions, data types, system tasks, compiler directives.

Modules and Ports: Module definition, port declaration, connecting ports, hierarchical name referencing

L1,L2,L3

### Module 3

Gate-Level Modeling: Modeling using basic Verilog gate primitives, description of and/or and buf/not type gates, rise, fall and turn-off delays, min, max, and typical delays.

Dataflow Modeling: Continuous assignments, delay specification, expressions, operators, operator types.

L1,L2,L3

### Module 4

**Behavioral Modeling:** Structured procedures, initial and always, blocking and non-blocking statements, delay control, generate statement, event control, conditional statements, Multiway branching, loops, sequential and parallel blocks.

Tasks and Functions: Differences between tasks and functions, declaration, invocation, automatic tasks and functions.

L1,L2,L3

### Module 5

Useful Modeling Techniques: Procedural continuous assignments, overriding parameters, conditional compilation and execution, useful system tasks. Logic Synthesis with Verilog: Logic Synthesis, Impact of logic synthesis, Verilog HDL Synthesis, Synthesis design flow, Verification of Gate-Level Netlist. (Chapter L1,L2,L3 14 till 14.5 of Text).

Course Outcomes: At the end of this course, students will be able to

- Write Verilog programs in gate, dataflow (RTL), behavioral and switch modeling levels of Abstraction.
- Design and verify the functionality of digital circuit/system using test 2.
- Identify the suitable Abstraction level for a particular digital design. 3.
- Write the programs more effectively using Verilog tasks, functions and
- Perform timing and delay Simulation and Interpret the various constructs 5. in logic synthesis.

Question paper pattern:

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- Each full question can have a maximum of 4 sub questions.
- There will be 2 full questions from each module covering all the topics of the module.
- Students will have to answer 5 full questions, selecting one full question from each module.
- The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

### Text Book:

Samir Palnitkar, "Verilog HDL: A Guide to Digital Design and 1. Synthesis", Pearson Education, Second Edition.

### Reference Books:

- Donald E. Thomas, Philip R. Moorby, "The Verilog Hardware Description 1. Language", Springer Science+Business Media, LLC, Fifth edition.
- Michael D. Ciletti, "Advanced Digital Design with the Verilog HDL" 2. Pearson (Prentice Hall), Second edition.
- Padmanabhan, Tripura Sundari, "Design through Verilog HDL", Wiley, 3. 2016 or earlier.

D.V.

H. O. D.

Dept. Of Electronics & Communication Aiva' institute of Engg. & Technology Mijar, MOODBIDRI - 574 225

### DIGITAL SIGNAL PROCESSING LABORATORY

Course Code: 18ECL57	CIE Marks: 40	SEE Marks: 60	
Lecture Hours/Week: 02 Hours	rs Tutorial (Instructions)	+ 02 Hours Laboratory	
RBT Level: L1, L2, L3 Exam Hours: 03			
CREDITS-02			

### Course Learning Objectives: This course will enable students to

- Simulate discrete time signals and verification of sampling theorem.
- Compute the DFT for a discrete signal and verification of its properties using MATLAB.
- Find solution to the difference equations and computation of convolution and correlation along with the verification of properties.
- Compute and display the filtering operations and compare with the theoretical values.
- Implement the DSP computations on DSP hardware and verify the result.

### **Laboratory Experiments**

# Following Experiments to be done using MATLAB / SCILAB / OCTAVE or equivalent:

- 1. Verification of sampling theorem (use interpolation function).
- 2. Linear and circular convolution of two given sequences, Commutative, distributive and associative property of convolution.
- 3. Auto and cross correlation of two sequences and verification of their properties
- 4. Solving a given difference equation.
- 5. Computation of N point DFT of a given sequence and to plot magnitude and phase spectrum (using DFT equation and verify it by built-in routine).
- 6. (i) Verification of DFT properties (like Linearity and Parseval's theorem, etc.)
  - (ii) DFT computation of square pulse and Sinc function etc.

- 7. Design and implementation of Low pass and High pass FIR filter to meet the desired specifications (using different window techniques) and test the filter with an audio file. Plot the spectrum of audio signal before and after filtering.
- 8. Design and implementation of a digital IIR filter (Low pass and High pass) to meet given specifications and test with an audio file. Plot the spectrum of audio signal before and after filtering.

### Following Experiments to be done using DSP kit

- 9. Obtain the Linear convolution of two sequences.
- 10. Compute Circular convolution of two sequences.
- 11. Compute the N-point DFT of a given sequence.
- 12. Determine the Impulse response of first order and second order system.
- 13. Generation of sine wave and standard test signals

### **Course Outcomes:**

On the completion of this laboratory course, the students will be able to:

- 1. Understand the concepts of analog to digital conversion of signals and frequency domain sampling of signals.
- 2. Model the discrete time signals and systems and verify its properties and results.
- 3. Implement discrete computations using DSP processor and verify the results.
- 4. Realize the digital filters using a simulation tool and analyze the response of the filter for an audio signal.
- 5. Write programs using Matlab / Scilab/Octave to illustrate DSP concepts.

### **Conduct of Practical Examination:**

- 1. All laboratory experiments are to be included for practical examination.
- 2. Strictly follow the instructions as printed on the cover page of answer script for breakup of marks.
- 3. Change of experiment is allowed only once and Marks allotted to the procedure part to be made zero.

### Reference Books:

1. Vinay K Ingle, John G Proakis, Digital Signal Processing using MATLAB, Fourth Edition, Cengage India Private Limited, 2017.

D.V.gru

### **HDL LABORATORY**

Course Code: 18ECL58	CIE Marks: 40	SEE Marks: 60	
Lecture Hours/Week: 02 Hou	rs Tutorial (Instructions)	+ 02 Hours Laboratory	
RBT Level: L1, L2, L3 Exam Hours: 03			
CREDITS-02			

Course Learning Objectives: This course will enable students to:

- Familiarize with the CAD tool to write HDL programs.
- Understand simulation and synthesis of digital design.
- Program FPGAs/CPLDs to synthesize the digital designs.
- Interface hardware to programmable ICs through I/O ports.
- Choose either Verilog or VHDL for a given Abstraction level.

Note: Programming can be done using any compiler. Download the programs on a FPGA/CPLD board and performance testing may be done using 32 channel pattern generator and logic analyzer apart from verification by simulation with tools such as Altera/Modelsim or equivalent.

### **PARTA**

- 1. Write Verilog program for the following combinational design along with test bench to verify the design:
  - a. 2 to 4 decoder realization using NAND gates only (structural model)
  - b. 8 to 3 encoder with priority and without priority (behavioural model)
  - c. 8 to 1 multiplexer using case statement and if statements
  - d. 4-bit binary to gray converter using 1-bit gray to binary converter 1-bit adder and subtractor
- 2. Model in Verilog for a full adder and add functionality to perform logical operations of XOR, XNOR, AND and OR gates. Write test bench with appropriate input patterns to verify the modeled behaviour.
- 3. Verilog 32-bit ALU shown in figure below and verify the functionality of ALU by selecting appropriate test patterns. The functionality of the ALU is presented in Table 1.
  - a. Write test bench to verify the functionality of the ALU considering all possible input patterns
  - b. The enable signal will set the output to required functions if enabled, if disabled all the outputs are set to tri-state
  - c. The acknowledge signal is set high after every operation is complete

D, V, T

Dept. Of Electronics & Communication Alva' - Institute of Engg, & Technology Mijar, MOODBIDRI - 574 225

# B. E. 2018 Scheme Sixth Semester Syllabus (EC) Choice Based Credit System (CBCS) and Outcome Based Education (OBE)

### SEMESTER-VI DIGITAL COMMUNICATION

Course Code	:18EC61	CIE Marks: 40	
Lecture Hours/Week	: 03 + 2 (Tutorial)	SEE marks : 60	
Total Number of Lecture Hours: 50 (10 Hrs / Module)		Exam Hours: 03	
CREDITS: 04			

Course Learning Objectives: This course will enable students to:

- Understand the mathematical representation of signal, symbol, and noise.
- Understand the concept of signal processing of digital data and signal conversion to symbols at the transmitter and receiver.
- Compute performance metrics and parameters for symbol processing and recovery in ideal and corrupted channel conditions.
- Compute performance parameters and mitigate channel induced impediments in corrupted channel conditions.

### Module-1

Bandpass Signal to Equivalent Low pass: Hilbert Transform, Pre-envelopes, Complex envelopes, Canonical representation of bandpass signals, Complex low pass representation of bandpass systems, Complex representation of band pass signals and systems (Text 1: 2.8, 2.9, 2.10, 2.11, 2.12, 2.13).

Line codes: Unipolar, Polar, Bipolar (AMI) and Manchester code and their power spectral densities (Text 1: Ch 6.10).

Overview of HDB3, B3ZS, B6ZS (Ref. 1: 7.2)

L1,L2,L3

### Module-2

Signaling over AWGN Channels-Introduction, Geometric representation of signals, Gram-Schmidt Orthogonalization procedure, Conversion of the continuous AWGN channel into a vector channel, Optimum receivers using coherent detection: ML Decoding, Correlation receiver, matched filter receiver (Text 1: 7.1, 7.2, 7.3, 7.4).

L1,L2,L3

### Module - 3

**Digital Modulation Techniques**: Phase shift Keying techniques using coherent detection: generation, detection and error probabilities of BPSK and QPSK, M-ary PSK, M-ary QAM (Relevant topics in Text 1 of 7.6, 7.7).

Frequency shift keying techniques using Coherent detection: BFSK generation, detection and error probability (Relevant topics in Text 1 of 7.8).

Non coherent orthogonal modulation techniques: BFSK, DPSK Symbol representation, Block diagrams treatment of Transmitter and Receiver, Probability of error (without derivation of probability of error equation) (Text 1: 7.11, 7.12. 7.13).

L1,L2,L3

### Module-4

Communication through Band Limited Channels: Digital Transmission through Band limited channels: Digital PAM Transmission through Band limited Channels, Signal design for Band limited Channels: Design of band limited signals for zero ISI—The Nyquist Criterion (statement only), Design of band limited signals with controlled ISI-Partial Response signals, Probability of error for detection of Digital PAM: Probability of error for detection of Digital PAM with Zero ISI, Symbol—by—Symbol detection of data with controlled ISI (Text 2: 9.1, 9.2, 9.3.1, 9.3.2).

Channel Equalization: Linear Equalizers (ZFE, MMSE), (Text 2: 9.4.2).

L1,L2,L3

### Module-5

Principles of Spread Spectrum: Spread Spectrum Communication Systems: Model of a Spread Spectrum Digital Communication System, Direct Sequence Spread Spectrum Systems, Effect of De-spreading on a narrowband Interference, Probability of error (statement only), Some applications of DS Spread Spectrum Signals, Generation of PN Sequences, Frequency Hopped Spread Spectrum, CDMA based on IS-95 (Text 2: 11.3.1, 11.3.2, 11.3.3, 11.3.4, 11.3.5, 11.4.2).

L1,L2,L3

Course Outcomes: At the end of the course, the students will be able to:

- 1. Associate and apply the concepts of Bandpass sampling to well specified signals and channels.
- Analyze and compute performance parameters and transfer rates for low pass and bandpass symbol under ideal and corrupted non band limited channels.
- 3. Test and validate symbol processing and performance parameters at the receiver under ideal and corrupted bandlimited channels.

- 4. Demonstrate that bandpass signals subjected to corruption and distortion in a bandlimited channel can be processed at the receiver to meet specified performance criteria.
- 5. Understand the principles of spread spectrum communications.

### Question paper pattern:

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- Each full question can have a maximum of 4 sub questions.
- There will be 2 full questions from each module covering all the topics of the module.
- Students will have to answer 5 full questions, selecting one full question from each module.
- The total marks will be proportionally reduced to 60 marks as SEE marks is 60

### **Text Books:**

- 1. Simon Haykin, "Digital Communication Systems", John Wiley & sons, First Edition, 2014, ISBN 978-0-471-64735-5.
- 2. John G Proakis and Masoud Salehi, "Fundamentals of Communication Systems", 2014 Edition, Pearson Education, ISBN 978-8-131-70573-5.

### **Reference Books:**

- 1. B.P.Lathi and Zhi Ding, "Modern Digital and Analog communication Systems", Oxford University Press, 4th Edition, 2010, ISBN: 978-0-198-07380-2.
- 2. Ian A Glover and Peter M Grant, "Digital Communications", Pearson Education, Third Edition, 2010, ISBN 978-0-273-71830-7.
- 3. Bernard Sklar and Ray, "Digital Communications Fundamentals and Applications", Pearson Education, Third Edition, 2014, ISBN: 978-81-317-2092-9.

H. O. D.

Dept. ● Electronics & Communication Alva's Institute of Engg & Technology Mijar, MOODBIDRI - 574 225

### EMBEDDED SYSTEMS

Course Code	:18EC62	CIE Marks: 40	
Lecture Hours/Week	: 03 + 2 (Tutorial)	SEE marks: 60	
Total Number of Lecture Hours: 50 (10 Hrs / Module)		Exam Hours: 03	
CREDITS: 04			

Course Learning Objectives: This course will enable students to:

- Explain the architectural features and instructions of 32 bit microcontroller
   ARM Cortex M3.
- Develop Programs using the various instructions of ARM Cortex M3 and C language for different applications.
- Understand the basic hardware components and their selection method based on the characteristics and attributes of an embedded system.
- Develop the hardware software co-design and firmware design approaches.
- Explain the need of real time operating system for embedded system applications.

### Module 1

ARM-32 bit Microcontroller: Thumb-2 technology and applications of ARM, Architecture of ARM Cortex M3, Various Units in the architecture, Debugging support, General Purpose Registers, Special Registers, exceptions, interrupts, stack operation, reset sequence (Text 1: Ch-1, 2, 3)

L1,L2

#### Module 2

ARM Cortex M3 Instruction Sets and Programming: Assembly basics, Instruction list and description, Thumb and ARM instructions, Special instructions, Useful instructions, CMSIS, Assembly and C language Programming (Text 1: Ch-4, Ch-10.1 to 10.6)

L1,L2,L3

#### Module 3

Embedded System Components: Embedded Vs General computing system, Classification of Embedded systems, Major applications and purpose of ES. Elements of an Embedded System (Block diagram and explanation), Differences between RISC and CISC, Harvard and Princeton, Big and Little Endian formats, Memory (ROM and RAM types), Sensors, Actuators, Optocoupler, Communication Interfaces (I2C, SPI, IrDA, Bluetooth, Wi-Fi, Zigbee only)

(Text 2: All the Topics from Ch-1 and Ch-2 (Fig and explanation before 2.1) 2.1.1.6 to 2.1.1.8, 2.2 to 2.2.2.3, 2.3 to 2.3.2, 2.3.3.3, selected topics of 2.4.1 and 2.4.2 only).

L1, L2

### Module 4

Embedded Systems, Operational and non-operational quality attributes, Embedded Systems, Operational and non-operational quality attributes, Embedded Systems-Application and Domain specific, Hardware Software Co-Design and Program Modeling (excluding UML), Embedded firmware design and development (excluding C language). Text 2: Ch-3, Ch-4 (4.1, 4.2.1 and 4.2.2 only), Ch-7 (Sections 7.1, 7.2 only), Ch-9 (Sections 9.1, 9.2, 9.3.1, 9.3.2 only)

L1,L2,L3

### Module 5

RTOS and IDE for Embedded System Design: Operating System basics, Types of operating systems, Task, process and threads (Only POSIX Threads with an example program), Thread preemption, Preemptive Task scheduling techniques, Task Communication, Task synchronization issues – Racing and Deadlock, Concept of Binary and counting semaphores (Mutex example without any program), How to choose an RTOS, Integration and testing of Embedded hardware and firmware, Embedded system Development Environment – Block diagram (excluding Keil), Disassembler/decompiler, simulator, emulator and debugging techniques (Text 2: Ch-10 (Sections 10.1, 10.2, 10.3, 10.5.2, 10.7, 10.8.1.1, 10.8.1.2, 10.8.2.2, 10.10 only), Ch-12, Ch-13 (a block diagram before 13.1, 13.3, 13.4, 13.5, 13.6 only)

L1,L2,L3

Course Outcomes: After studying this course, students will be able to:

- 1. Describe the architectural features and instructions of 32 bit microcontroller ARM Cortex M3.
- 2. Apply the knowledge gained for Programming ARM Cortex M3 for different applications.
- 3. Understand the basic hardware components and their selection method based on the characteristics and attributes of an embedded system.
- 4. Develop the hardware software co-design and firmware design approaches.
- 5. Explain the need of real time operating system for embedded system applications.

Question paper pattern:

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- Each full question can have a maximum of 4 sub questions.
- There will be 2 full questions from each module covering all the topics of the module.
- Students will have to answer 5 full questions, selecting one full question from each module.
- The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

### **Text Books:**

- 1. Joseph Yiu, "The Definitive Guide to the ARM Cortex-M3", 2<sup>nd</sup> Edition, Newnes, (Elsevier), 2010.
- 2. Shibu K V, "Introduction to Embedded Systems", Tata McGraw Hill Education Private Limited, 2<sup>rd</sup> Edition.

### Reference Books:

- 1. James K. Peckol, "Embedded systems- A contemporary design tool", John Wiley, 2008, ISBN: 978-0-471-72180-2.
- 2. Yifeng Zhu, "Embedded Systems with Arm Cortex-M Microcontrollers in Assembly Language and C", 2<sup>nd</sup> Ed. Man Press LLC ©2015 ISBN: 0982692633 9780982692639.
- K.V. K. K Prasad, Embedded Real Time Systems, Dreamtech publications, 2003.
- 4. Rajkamal, Embedded Systems, 2<sup>nd</sup> Edition, McGraw hill Publications, 2010.

H. O. D.

D.V.

Dept. Of Electronics & Communication Alva': Institute of Engg & Technology Mijar, MOODBIDRI - 574 225

## MICROWAVE and ANTENNAS

G : 18EC63	CIE Marks: 40
Course Code	SEE marks: 60
Lecture Hours/Week : 03 + 2 (Tutorial)  Total Number of Lecture Hours : 50 (10 Hrs / Module)	Exam Hours: 03
Total Number of Lecture Hours: 50 (10 Hz)	

Course Learning Objectives: This course will enable students to:

- Describe the microwave properties and its transmission media
- Describe microwave devices for several applications
- Understand the basics of antenna theory
- Select antennas for specific applications

### Module 1

Microwave Tubes: Introduction, Reflex Klystron Oscillator, Mechanism of Oscillations, Modes of Oscillations, Mode Curve (Qualitative Analysis only). (Text 1: 9.1, 9.2.1)

Microwave Transmission Lines: Microwave Frequencies, Microwave devices, Microwave Systems, Transmission Line equations and solutions, Reflection Coefficient and Transmission Coefficient, Standing Wave and Standing Wave Ratio, Smith Chart, Single Stub matching.

(Text 2: 0.1, 0.2, 0.3, 3.1, 3.2, 3.3, 3.5, 3.6 Except Double stub matching)

L1,L2

### Module 2

Microwave Network theory: Introduction, Symmetrical Z and Y-Parameters for reciprocal Networks, S matrix representation of Multi-Port Networks. (Text1: 6.1, 6.2, 6.3)

Microwave Passive Devices: Coaxial Connectors and Adapters, Attenuators, Phase Shifters, Waveguide Tees, Magic tees.

(Text 1: 6.4.2,6.4.14, 6.4.15, 6.4.16)

L1,L2

### Module 3

Strip Lines: Introduction, Micro Strip lines, Parallel Strip lines, Coplanar Strip lines, Shielded Strip Lines. (Text 2: 11.1, 11.2, 11.3, 11.4)

Antenna Basics: Introduction, Basic Antenna Parameters, Patterns, Beam Area, Radiation Intensity, Beam Efficiency, Directivity and Gain, Antenna Apertures, Effective Height, Radio Communication Link, Antenna Field Zones. (Text 3: 2.1 L1,L2,L3 -2.7, 2.9 - 2.11, 2.13

### Module 4

Point Sources and Arrays: Introduction, Point Sources, Power Patterns, Power Theorem, Radiation Intensity, Arrays of two isotropic point sources, Linear Arrays of n Isotropic Point Sources of equal Amplitude and Spacing. (Text 3: 5.1 – 5.6, 5.9, 5.13)

Electric Dipoles: Introduction, Short Electric Dipole, Fields of a Short Dipole, Radiation Resistance of a Short Electric Dipole, Thin Linear Antenna (Field Analyses)

(Text 3: 6.1 - 6.5)

L1,L2,L3,L4

### Module 5

Loop and Horn Antenna: Introduction, Small loop, The Loop Antenna General Case, The Loop Antenna as a special case, Radiation resistance of loops, Directivity of Circular Loop Antennas with uniform current, Horn antennas Rectangular Horn Antennas.

(Text 3: 7.1, 7.2, 7.4, 7.6, 7.7, 7.8, 7.19, 7.20)

Antenna Types: The Helix geometry, Helix modes, Practical Design considerations for the mono-filar axial mode Helical Antenna, Yagi-Uda array, Parabolic reflector (Text 3: 8.3, 8.4, 8.5, 8.8, 9.5)

L1,L2,L3

Course outcomes: At the end of the course students will be able to:

- 1. Describe the use and advantages of microwave transmission
- Analyze various parameters related to microwave transmission lines and waveguides
- 3. Identify microwave devices for several applications
- Analyze various antenna parameters necessary for building a RF system
- Recommend various antenna configurations according to the applications.

### Question paper pattern:

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- Each full question can have a maximum of 4 sub questions.
- There will be 2 full questions from each module covering all the topics of the module.
- Students will have to answer 5 full questions, selecting one full question from each module.
- The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

### Text Books:

- 1. Microwave Engineering Annapurna Das, Sisir K Das, TMH, Publication, 2<sup>nd</sup>, 2010.
- 2. Microwave Devices and circuits- Samuel Y Liao, Pearson Education
- 3. Antennas and Wave Propagation- John D. Krauss, Ronald J Marhefka, Ahmad S Khan, 4th Edition, McGraw Hill Education, 2013

### Reference Books:

- 1. **Microwave Engineering** David M Pozar, John Wiley India Pvt. Ltd., 3<sup>rd</sup> Edn, 2008.
- 2. **Microwave Engineering** Sushrut Das, Oxford Higher Education, 2<sup>nd</sup> Edn, 2015
- 3. Antennas and Wave Propagation Harish and Sachidananda: Oxford University Press, 2007

H. O. D.

D.V.T

Dept. Of Electronics & Communication Alva' Institute of Units, & Technology Mijar, MOODBIDRI - 974 228

# EMBEDDED SYSTEMS LABORATORY

	CIE Marks: 40	SEE Marks: 60
Course Code: 18ECL66 Lecture Hours/Week: 02 Hou	Tutorial (Instructions)	+ 02 Hours Laboratory
Lecture Hours/Week: 02 Hou	Exam Hour	s:03
RBT Level: L1, L2, L3	CREDITS-02	

# Course Learning Objectives: This course will enable students to:

- Understand the instruction set of ARM Cortex M3, a 32 bit microcontroller and the software tool required for programming in Assembly and C
- Program ARM Cortex M3 using the various instructions in assembly level language for different applications.
- Interface external devices and I/O with ARM Cortex M3.
- Develop C language programs and library functions for embedded system applications.

### Laboratory Experiments

Conduct the following experiments on an ARM CORTEX M3 evaluation board to learn ALP and using evaluation version of Embedded 'C' & Keil uVision-4 tool/compiler.

### PART A:

- ALP to multiply two 16 bit binary numbers. 1.
- ALP to find the sum of first 10 integer numbers. 2.
- ALP to find the number of 0's and 1's in a 32 bit data 3.
- ALP to find determine whether the given 16 bit is even or odd 4.
- ALP to write data to RAM 5.

### PART B:

- Display "Hello world" message using internal UART 6.
- Interface and Control the speed of a DC Motor. 7.
- Interface a Stepper motor and rotate it in clockwise and anti-clockwise 8. direction.
- Interface a DAC and generate Triangular and Square waveforms. 9.
- Interface a 4x4 keyboard and display the key code on an LCD. 10.
- Demonstrate the use of an external interrupt to toggle an LED On/Off. 11.
- Display the Hex digits 0 to F on a 7-segment LED interface, with an 12. appropriate delay.
- Measure Ambient temperature using a sensor and SPI ADC IC. 13.

Course outcomes: After studying this course, students will be able to:

- 1. Understand the instruction set of 32 bit microcontroller ARM Cortex M3, and the software tool required for programming in Assembly and C language.
- 2. Develop assembly language programs using ARM Cortex M3 for different applications.
- 3. Interface external devices and I/O with ARM Cortex M3.
- 4. Develop C language programs and library functions for embedded system applications.
- 5. Analyze the functions of various peripherals, peripheral registers and power saving modes of ARM Cortex M3

#### **Conduction of Practical Examination:**

- One Question from PART A and one Question from PART B to be asked in the examination.
- Strictly follow the instructions as printed on the cover page of answer script for breakup of marks.
- Change of experiment is allowed only once and Marks allotted to the procedure part to be made zero.

H. O. D.

Dept. Of Electronics & Communication Alva's Institute of Engg. & Technology Mijar, MOODBIDRI - 574 225

D.V.T

### COMMUNICATION LABORATORY

Course Code: 18ECL67	CIE Marks: 40	SEE Marks : 60
Lecture Hours/Week: 02 Hou	rs Tutorial (Instructions)	+ 02 Hours Laboratory
RBT Level: L1, L2, L3	Exam Hour	s:03
	CREDITS-02	

### Course Learning Objectives: This course will enable students to:

- Design and test the communication circuits for different analog modulation schemes.
- Design and demonstrate the digital modulation techniques
- Demonstrate and measure the wave propagation in microstrip antennas
- Characteristics of microstrip devices and measurement of its parameters.
- Understand the probability of error computations of coherent digital modulation schemes.

### **Laboratory Experiments**

### PART-A: Expt. 1 to Expt. 5 have to be performed using discrete components.

- Amplitude Modulation and Demodulation: i) Standard AM, ii)DSBSC (LM741 and LF398 ICs can be used)
- 2. Frequency modulation and demodulation (IC 8038/2206 can be used)
- 3. Pulse sampling, flat top sampling and reconstruction
- 4. Time Division Multiplexing and Demultiplexing of two bandlimited signals.
- 5. FSK and PSK generation and detection
- Measurement of frequency, guide wavelength, power, VSWR and attenuation in microwave test bench.
- Obtain the Radiation Pattern and Measurement of directivity and gain of microstrip dipole and Yagi antennas.
- 8. Determination of
  - a. Coupling and isolation characteristics of microstrip directional coupler.
  - b. Resonance characteristics of microstrip ring resonator and computation of dielectric constant of the substrate.
  - c. Power division and isolation of microstrip power divider.

## PART-B: Simulation Experiments using SCILAB/MATLAB/Simulink or LabVIEW

- 1. To Simulate NRZ, RZ, half-sinusoid & raised cosine pulses and generate eye diagram for binary polar signaling.
- 2. Pulse code modulation and demodulation system.

- Computations of the Probability of bit error for coherent binary ASK, FSK and PSK for an AWGN Channel and compare them with their performance curves.
- 4. Digital Modulation Schemes i) DPSK Transmitter and Receiver, ii) QPSK Transmitter and Receiver.

Course Outcomes: On the completion of this laboratory course, the students will be able to:

- 1. Design and test circuits for analog modulation and demodulation schemes viz., AM, FM, etc.
- 2. Determine the characteristics and response of microwave waveguide.
- 3. Determine characteristics of microstrip antennas and devices & compute the parameters associated with it.
- 4. Design and test the digital and analog modulation circuits and display the waveforms.
- 5. Simulate the digital modulation systems and compare the error performance of basic digital modulation schemes.

#### **Conduct of Practical Examination:**

- All laboratory experiments are to be considered for practical examination.
- For examination one question from PART-A and one question from PART-B or only one question from PART-B experiments based on the complexity, to be set.
- Students are allowed to pick one experiment from the lot.
- Strictly follow the instructions as printed on the cover page of answer script for breakup of marks.
- Change of experiment is allowed only once and Marks allotted to the procedure part to be made zero.

H. O. D.

Dept. Of Electronics & Communication Alva' institute of Engg. & Technology Mijar, MOODBIDRI - 574 225

# B. E. 2018 Scheme Seventh Semester Syllabus (EC) Choice Based Credit System (CBCS) and Outcome Based Education (OBE)

### SEMESTER – VII COMPUTER NETWORKS

Course Code	:18EC71	CIE Marks	:40
Lecture Hours/Week	:3	SEE Marks	:60
Total Number of Lecture Hou	rs : 40 (08 Hrs/module)	Exam Hours	:03
10001110001	CREDITS-03		

Course Learning Objectives: This course will enable students to:

- Understand the layering architecture of OSI reference model and TCP/IP protocol suite.
- Understand the protocols associated with each layer.
- Learn the different networking architectures and their representations.
- Learn the functions and services associated with each layer.

### Module-1

Introduction: Data communication: Components, Data representation, Data flow, Networks: Network criteria, Physical Structures, Network types: LAN, WAN, Switching, The Internet.

(1.1,1.2, 1.3(1.3.1to 1.3.4 of Text)

Network Models: Protocol Layering: Scenarios, Principles, Logical Connections, TCP/IP Protocol Suite: Layered Architecture, Layers in TCP/IP suite, Description of layers, Encapsulation and Decapsulation, Addressing, Multiplexing and Demultiplexing, The OSI Model: OSI Versus TCP/IP.

(2.1, 2.2, 2.3 of Text)

L1, L2

#### Module-2

Data-Link Layer: Introduction: Nodes and Links, Services, Two Categories' of link, Sublayers, Link Layer addressing: Types of addresses, ARP. Data Link Control (DLC) services: Framing, Flow and Error Control, Data Link Layer Protocols: Simple Protocol, Stop and Wait protocol, Piggybacking.

(9.1, 9.2(9.2.1, 9.2.2), 11.1, 11.2of Text)

Media Access Control: Random Access: ALOHA, CSMA, CSMA/CD, CSMA/CA. (12.1 of Text)

Wired and Wireless LANs: Ethernet Protocol, Standard Ethernet. Introduction to wireless LAN: Architectural Comparison, Characteristics, Access Control. (13.1, 13.2(13.2.1 to 13.2.5), 15.1 of Text)

L1,L2,L3

### Module-3

Network Layer: Introduction, Network Layer services: Packetizing, Routing and Forwarding, Other services, Packet Switching: Datagram Approach, Virtual Circuit Approach, IPV4 Addresses: Address Space, Classful Addressing, Classless Addressing, DHCP, Network Address Resolution, Forwarding of IP Packets: Based on destination Address and Label.

(18.1, 18.2, 18.4, 18.5.1, 18.5.2 of Text)

Network Layer Protocols: Internet Protocol (IP): Datagram Format, Fragmentation, Options, Security of IPv4 Datagrams. (19.1of Text).

Unicast Routing: Introduction, Routing Algorithms: Distance Vector Routing, Link State Routing, Path vector routing.

(20.1, 20.2 of Text)

L1,L2,L3

### Module-4

Transport Layer: Introduction: Transport Layer Services, Connectionless and Connection oriented Protocols, Transport Layer Protocols: Simple protocol, Stop and wait protocol, Go-Back-N Protocol, Selective repeat protocol. (23.1, 23.2.1, 23.2.2, 23.2.3, 23.2.4 of Text)

### Transport-Layer Protocols in the Internet:

User Datagram Protocol: User Datagram, UDP Services, UDP Applications, Transmission Control Protocol: TCP Services, TCP Features, Segment, Connection, State Transition diagram, Windows in TCP, Flow control, Error control, TCP congestion control.

(24.2, 24.3.1, 24.3.2, 24.3.3, 24.3.4, 24.3.5, 24.3.6, 24.3.7, 24.3.8, 24.3.9 of Text) L1,L2, L3

### Module-5

Application Layer: Introduction: providing services, Application- layer paradigms, Standard Client –Server Protocols: World wide web, Hyper Text Transfer Protocol, FTP: Two connections, Control Connection, Data Connection, Electronic Mail: Architecture, Wed Based Mail, Telnet: Local versus remote logging. Domain Name system: Name space, DNS in internet, Resolution, DNS Messages, Registrars, DDNS, security of DNS.

(25.1, 26.1, 26.2, 26.3, 26.4, 26.6 of Text)

L1, L2

Course Outcomes: At the end of the course, the students will be able to:

- 1. Understand the concepts of networking.
- 2. Describe the various networking architectures.
- 3. Identify the protocols and services of different layers.
- 4. Distinguish the basic network configurations and standards associated with each network.
- 5. Analyze a simple network and measure its parameters.

Question paper pattern:

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- Each full question can have a maximum of 4 sub questions.
- There will be 2 full questions from each module covering all the topics of the module.
- Students will have to answer 5 full questions, selecting one full question from each module.
- The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

### **TEXT BOOK:**

Behrouz A Forouzan, "Data Communications and Networking", 5<sup>th</sup> Edition, McGraw Hill, 2013, ISBN: 1-25-906475-3.

### **REFERENCE BOOKS:**

- 1. James J Kurose, Keith W Ross, "Computer Networks", Pearson Education.
- 2. Wayne Tomasi, "Introduction to Data Communication and Networking", Pearson Education.
- 3. Andrew S Tanenbaum, "Computer Networks", Prentice Hall.
- 4. William Stallings, "Data and Computer Communications", Prentice Hall.

HOD.

Dept. Of Electronics & Communication Alva': Institute & 101(4); & Technology Mijar, MOODS/DRI - 574 225

### **VLSI DESIGN**

	100000	CIE Marks	:40
Course Code	:18EC72	SEE Marks	:60
Lecture Hours/Week	:3		:03
Total Number of Lectur	e Hours : 40(08 Hrs/Module)	Exam Hours	:03
10002	CREDITS – 03		

Course Learning Objectives: The objectives of the course is to enable students to:

- Impart knowledge of MOS transistor theory and CMOS technologies
- Learn the operation principles and analysis of inverter circuits.
- Design Combinational, sequential and dynamic logic circuits as per the requirements
- Infer the operation of Semiconductors Memory circuits.
- Demonstrate the concepts of CMOS testing

### Module-1

Introduction: A Brief History, MOS Transistors, CMOS Logic

(1.1 to 1.4 of TEXT2)

MOS Transistor Theory: Introduction, Long-channel I-V Characteristics,

Non-ideal I-V Effects, DC Transfer Characteristics

(2.1, 2.2, 2.4 and 2.5 of TEXT2).,

L1, L2

### Module-2

Fabrication: CMOS Fabrication and Layout, VLSI Design Flow, Introduction, CMOS Technologies, Layout Design Rules,

(1.5 and 3.1 to 3.3 of TEXT2).

MOSFET Scaling and Small-Geometry Effects, MOSFET Capacitances L1, L2, (3.5 to 3.6 of TEXT1),

### Module-3

Delay: Introduction, Transient Response, RC Delay Model, Linear Delay Model, Logical Efforts of Paths (4.1 to 4.5 of TEXT2, except sub-sections 4.3.7, 4.4.5, 4.4.6, 4.5.5 and 4.5.6).

Combinational Circuit Design: Introduction, Circuit families L1, L2, L3

(9.1 to 9.2 of TEXT2, except subsection 9.2.4).,

### Module-4

Sequential Circuit Design: Introduction, Circuit Design for Latches and Flip-Flops (10.1 and 10.3.1 to 10.3.4 of TEXT2)

Dynamic Logic Circuits: Introduction, Basic Principles of Pass Transistor Circuits, Synchronous Dynamic Circuit Techniques, Dynamic CMOS Circuit L1, L2, L3Techniques (9.1, 9.2, 9.4 to 9.5 of TEXT1),

### Module-5

Semiconductor Memories: Introduction, Dynamic Random Access Memory (DRAM) and Static Random Access Memory (SRAM),

(10.1 to 10.3 of TEXT1)

Testing and Verification: Introduction, Logic Verification Principles, Manufacturing Test Principles, Design for testability

(15.1, 15.3, 15.5 15.6.1 to 15.6.3 of TEXT 2).

L1, L2

Course outcomes: At the end of the course, the students will be able to:

Demonstrate understanding of MOS transistor theory, CMOS fabrication 1. flow and technology scaling.

Draw the basic gates using the stick and layout diagrams with the 2. knowledge of physical design aspects.

Demonstrate ability to design Combinational, sequential and dynamic 3. logic circuits as per the requirements

Interpret Memory elements along with timing considerations 4.

Interpret testing and testability issues in VLSI Design 5.

**Question paper pattern:** 

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- Each full question can have a maximum of 4 sub questions.
- There will be 2 full questions from each module covering all the topics of the module.
- Students will have to answer 5 full questions, selecting one full question from each module.
- The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

### **TEXT BOOKS:**

- "CMOS Digital Integrated Circuits: Analysis and Design" Sung Mo 1. Kang & Yosuf Leblebici, Third Edition, Tata McGraw-Hill.
- "CMOS VLSI Design- A Circuits and Systems Perspective"- Neil 2. H. E. Weste and David Money Harris, 4th Edition, Pearson Education.

### REFERENCE BOOKS:

- Adel Sedra and K. C. Smith, "Microelectronics Circuits Theory and 1. Applications", 6th or 7th Edition, Oxford University Press, International Version, 2009.
- Douglas A Pucknell & Kamran Eshragian, "Basic VLSI Design", PHI 3rd 2. Edition, (original Edition – 1994).
- Behzad Razavi, "Design of Analog CMOS Integrated Circuits", TMH, 3. 2007.

151

Dept. Of Electronics & Communication Alva' : Institute of Engg. & Technology Mijar, MOODBIDRI - 574 225

### **REAL TIME SYSTEM**

Course Code	:18EC731	CIE Marks	:40
Lecture Hours/Week	:3	SEE Marks	:60
Total Number of Lecture Hours: 40 (08 Hrs/Module)		Exam Hours	:03
	CREDITS-03		

### Course Learning Objectives: This Course will enable students to:

- Understand the fundamentals of Real-time systems and its classifications.
- Describe the concepts of computer control and hardware components for Real-Time Application.
- Discuss the languages to develop software for Real-Time Applications.
- Explain the concepts of operating system and RTS development methodologies.

### Module-1

Introduction to Real-Time Systems: Historical background, Elements of a Computer Control System, RTS- Definition, Classification of Real-time Systems, Time Constraints, Classification of Programs.

Concepts of Computer Control: Introduction, Sequence Control, Loop Control, Supervisory Control, Centralized Computer Control, Hierarchical Systems.

(Text: 1.1 to 1.6 and 2.1 to 2.6),

L1, L2

#### Module-2

Computer Hardware Requirements for Real-Time Applications: Introduction, General Purpose Computer, Single Chip Microcomputers and Microcontrollers, Specialized Processors, Process-Related Interfaces, Data Transfer Techniques, Communications, Standard Interface.

(Text: 3.1 to 3.8).

L1, L2

#### Module-3

Languages for Real-Time Applications: Introduction, Syntax Layout and Readability, Declaration and Initialization of Variables and Constants, Cutlass, Modularity and Variables, Compilation of Modular Programs, Data types, Control Structures, Exception Handling, Low-level facilities, Co-routines, Interrupts and Device Handling, Concurrency, Real-Time Support, Overview of Real-Time Languages.

(Text: 5.1 to 5.14).,

L1,L2, L3

#### Module-4

Operating Systems: Introduction, Real-Time Multi-Tasking OS, Scheduling Strategies, Priority Structures, Task Management, Scheduler and Real-Time

Clock Interrupt Handler, Memory Management, Code Sharing, Resource Control, Task Co-Operation and Communication, Mutual Exclusion. L1, L2 (Text: 6.1 to 6.11).

### Module-5

Design of RTS - General Introduction: Introduction, Specification Document, Preliminary Design, Single-Program Approach, Foreground/Background System. RTS Development Methodologies: Introduction, Yourdon Methodology, Ward and Mellor Method, Hately and Pirbhai Method.

(Text: 7.1 to 7.5 and 8.1, 8.2, 8.4,8.5).

L1, L2, L3

Course Outcomes: At the end of the course, students should be able to:

- Explain the fundamentals of Real time systems and its classifications. 1.
- Understand the concepts of computer control and the suitable computer 2. hardware requirements for real-time applications.
- Describe the operating system concepts and techniques required for 3. real time systems.
- Develop the software algorithms using suitable languages to meet Real 4. time applications.
- Apply suitable methodologies to design and develop Real-Time 5. Systems.

### **Text Book:**

Real-Time Computer Control, Stuart Bennet, 2nd Edn. Pearson Education. 2008.

### Reference Books:

- "Real -Time Systems", C.M. Krishna, Kang G. Shin, McGraw -Hill International Editions, 1997.
- Real-Time Systems Design and Analysis, Phillip. A. Laplante, second 2. edition, PHI, 2005.
- Embedded Systems, Raj Kamal, Tata McGraw Hill, India, third edition, 3. 2005.

D.V.

Dept. Of Electronics & Communication Alva' Institute of Engg. & Technology Mijar, MOODBIDRI - 574.226

### SATELLITE COMMUNICATION

Course Code	:18EC732	CIE Marks	:40		
Lecture Hours/Week	:3	SEE Marks	:60		
Total Number of Lecture Hours: 40 (08 Hrs/Module)		Exam Hours	:03		
CREDITS-03					

### Course Learning Objectives: This course will enable students to

- Understand the basic principle of satellite orbits and trajectories.
- Study of electronic systems associated with a satellite and the earth station.
- Understand the various technologies associated with the satellite communication.
- Focus on a communication satellite and the national satellite system.
- Study of satellite applications focusing various domains services such as remote sensing, weather forecasting and navigation.

### Module-1

Satellite Orbits and Trajectories: Definition, Basic Principles, Orbital parameters, Injection velocity and satellite trajectory, Types of Satellite orbits, Orbital perturbations, Satellite stabilization, Orbital effects on satellite's performance, Eclipses, Look angles: Azimuth angle, Elevation angle.,

L1, L2

#### Module-2

Satellite subsystem: Power supply subsystem, Attitude and Orbit control, Tracking, Telemetry and command subsystem, Payload.

Earth Station: Types of earth station, Architecture, Design considerations, Testing, Earth station Hardware, Satellite tracking.,

L1, L2

### Module-3

Multiple Access Techniques: Introduction, FDMA (No derivation), SCPC Systems, MCPC Systems, TDMA, CDMA, SDMA.

Satellite Link Design Fundamentals: Transmission Equation, Satellite Link Parameters, Propagation considerations

L1,L2, L3

#### Module-4

Communication Satellites: Introduction, Related Applications, Frequency Bands, Payloads, Satellite Vs. Terrestrial Networks, Satellite Telephony, Satellite Television, Satellite radio, Regional satellite Systems, National Satellite Systems.

L1, L2

### Module-5

Remote Sensing Satellites: Classification of remote sensing systems, orbits, Payloads, Types of images: Image Classification, Interpretation, Applications. Weather Forecasting Satellites: Fundamentals, Images, Orbits, Payloads, Applications.

Navigation Satellites: Development of Satellite Navigation Systems, GPS system, Applications.,

L1,L2,L3

### Course Outcomes: At the end of the course, the students will be able to:

- 1. Describe the satellite orbits and its trajectories with the definitions of parameters associated with it.
- 2. Describe the electronic hardware systems associated with the satellite subsystem and earth station.
- 3. Describe the communication satellites with the focus on national satellite system.
- 4. Compute the satellite link parameters under various propagation conditions with the illustration of multiple access techniques.
- 5. Describe the satellites used for applications in remote sensing, weather forecasting and navigation.

### Question paper pattern:

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- Each full question can have a maximum of 4 sub questions.
- There will be 2 full questions from each module covering all the topics of the module.
- Students will have to answer 5 full questions, selecting one full question from each module.
- The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

#### Text Book:

 Anil K. Maini, Varsha Agrawal, Satellite Communications, Wiley India Pvt. Ltd., 2015, ISBN: 978-81-265-2071-8.

### Reference Books:

- 1. Dennis Roddy, Satellite Communications, 4<sup>th</sup> Edition, McGraw-Hill International edition, 2006
- 2. Timothy Pratt, Charles Bostian, Jeremy Allnutt, Satellite Communications, 2<sup>nd</sup> Edition, Wiley India Pvt. Ltd, 2017, ISBN: 978-81-265-0833-4

155

### **DIGITAL IMAGE PROCESSING**

Course Code	:18EC733	CIE Marks	:40		
Lecture Hours/Week	:3	SEE Marks	:60		
Total Number of Lecture Hours: 40 (08 Hrs / Module)		Exam Hours	:03		
CREDITS-03					

### Course Learning Objectives: This course will enable students to

- Understand the fundamentals of digital image processing.
- Understand the image transforms used in digital image processing.
- Understand the image enhancement techniques used in digital image processing.
- Understand the image restoration techniques and methods used in digital image processing.
- Understand the Morphological Operations used in digital image processing.

#### Module1

Digital Image Fundamentals: Whatis Digital Image Processing?, Origins of Digital Image Processing, Examples of fields that use DIP, Fundamental Steps in Digital Image Processing, Components of an Image Processing System, Elements of Visual Perception, Image Sensing and Acquisition.

(Text: Chapter 1 and Chapter 2: Sections 2.1 to 2.2, 2.6.2)

L1,L2

### Module-2

Image Enhancement in the Spatial Domain: Image Sampling and Quantization, Some Basic Relationships Between Pixels, Linear and Nonlinear Operations. Some Basic Intensity Transformation Functions, Histogram Processing, Fundamentals of Spatial Filtering, Smoothing Spatial Filters, Sharpening Spatial Filters

(Text:Chapter2: Sections 2.3 to 2.62, Chapter3: Sections 3.2 to 3.6), L1,L2

#### Module-3

Frequency Domain: Preliminary Concepts, The Discrete Fourier Transform (DFT) of Two Variables, Properties of the 2-DDFT, Filtering in the Frequency Domain, Image Smoothing and Image Sharpening Using Frequency Domain Filters, Selective Filtering.

(Text: Chapter4: Sections 4.2, 4.5 to 4.10),

L1,L2

### Module-4

Restoration: Noise models, Restorationin the Presence of Noise Only using Spatial Filtering and Frequency Domain Filtering, Linear, Position-Invariant degradations Estimating the Degradation Function, Inverse Filtering, Minimum

Mean Square Error (Wiener) Filtering, Constrained Least Squares Filtering.

(Text: Chapter 5: Sections 5.2, to 5.9)

L1,L2

### Module-5

Morphological Image Processing: Preliminaries, Erosion and Dilation, Opening and Closing.

Image Processing: Color Fundamentals, Color Models, Pseudo color Image Processing.

(Text: Chapter 6: Sections 6.1 to 6.3 Chapter 9: Sections 9.1 to 9.3)

L1,L2

Course Outcomes: At the end of the course, students should be able to:

1. Describe the fundamentals of digital image processing.

2. Understand image formation and the role human visual system plays in perception of gray and color image data.

3. Apply image processing techniques in both the spatial and frequency (Fourier) domains.

4. Design and evaluate image analysis techniques

5. Conduct independent study and analysis of Image Enhancement and restoration techniques.

Question paper pattern:

• Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.

• Each full question can have a maximum of 4 sub questions.

• There will be 2 full questions from each module covering all the topics of the module.

• Students will have to answer 5 full questions, selecting one full question from each module.

• The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

### Text Book:

 Digital Image Processing-Rafel C Gonzalez and Richard E. Woods, PHI 3<sup>rd</sup> Edition 2010.

### Reference Books:

- 1. Digital Image Processing- S. Jayaraman, S. Esakkirajan, T. Veerakumar, Tata Mc Graw Hill 2014.
- 2. Fundamentals of Digital Image Processing- A. K. Jain, Pearson 2004.
- 3. Image Processing analysis and Machine vision with Mind Tap by Milan Sonka and Roger Boile, Cengage Publications, 2018.

D.V.J

157

#### DSPALGORITHMS and ARCHITECTURE

Course Code	: 18EC734	CIE Marks	:40	
Lecture Hours/Week	:3	SEE Marks	: 60	
Total Number of Lecture Hours: 40 (08 Hrs / Module)		Exam Hours	:03	
CREDITS-03				

## Course Learning Objectives: This course will enable students to:

- Figure out the knowledge and concepts of digital signal processing techniques.
- Understand the computational building blocks of DSP processors and its speed issues.
- Understand the various addressing modes, peripherals, interrupts and pipelining structure of TMS320C54xx processor.
- Learn how to interface the external devices to TMS320C54xx processor in various modes.
- Understand basic DSP algorithms with their implementation.

#### Module -1

# Introduction to Digital Signal Processing:

Introduction, A Digital Signal – Processing System, The Sampling Process, Discrete Time Sequences, Discrete Fourier Transform (DFT) and Fast Fourier Transform (FFT), Linear Time-Invariant Systems, Digital Filters, Decimation and Interpolation.

# Computational Accuracy in DSP Implementations:

Number Formats for Signals and Coefficients in DSP Systems, Dynamic Range and Precision, Sources of Error in DSP Implementation.

L1,L2

#### Module -2

# Architectures for Programmable Digital Signal - Processing Devices:

Introduction, Basic Architectural Features, DSP Computational Building Blocks, Bus Architecture and Memory, Data Addressing Capabilities, Address Generation Unit, Programmability and Program Execution, Speed Issues, Features for External Interfacing.

L1,L2

#### Module -3

# Programmable Digital Signal Processors:

Introduction, Commercial Digital Signal-processing Devices, Data Addressing Modes of TMS32OC54XX, Memory Space of TMS32OC54xx Processors, Program Control. Detail Study of TMS32OC54X & 54xx Instructions and

Programming, On—Chip Peripherals, Interrupts of TMS32OC54XX Processors, Pipeline Operation of TMS32OC54xx Processor.

L1,L2

### Module-4

Implementation of Basic DSP Algorithms:

Introduction, The Q – notation, FIR Filters, IIR Filters, Interpolation and Decimation Filters (one example in each case).

Implementation of FFT Algorithms:

Introduction, An FFT Algorithm for DFT Computation, Overflow and Scaling, Bit – Reversed Index. Generation & Implementation on the TMS32OC54xx.

L1,L2

#### Module -5

# Interfacing Memory and Parallel I/O Peripherals to Programmable DSP Devices:

Introduction, Memory Space Organization, External Bus Interfacing Signals. Memory Interface, Parallel I/O Interface, Programmed I/O, Interrupts and I/O Direct Memory Access (DMA).

Interfacing and Applications of DSP Processors:

Introduction, Synchronous Serial Interface, A CODEC Interface Circuit, DSP Based Bio-telemetry Receiver, A Speech Processing System, An Image Processing System.

L1,L2

Course Outcomes: At the end of this course, students would be able to:

- 1. Comprehend the knowledge and concepts of digital signal processing techniques.
- 2. Apply the knowledge of DSP computational building blocks to achieve speed in DSP architecture or processor.
- 3. Apply knowledge of various types of addressing modes, interrupts, peripherals and pipelining structure of TMS320C54xx processor.
- 4. Develop basic DSP algorithms using DSP processors.
- 5. Discuss about synchronous serial interface and multichannel buffered serial port (McBSP) of DSP device and demonstrate the programming of CODEC interfacing.

Question paper pattern:

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- Each full question can have a maximum of 4 sub questions.
- There will be 2 full questions from each module covering all the topics of the module.

- Students will have to answer 5 full questions, selecting one full question from each module.
- The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

#### Text Book:

• "Digital Signal Processing", Avatar Singh and S. Srinivasan, Thomson Learning, 2004.

#### Reference Books:

- 1. "Digital Signal Processing: A practical approach", Ifeachor E. C., Jervis B. W Pearson-Education, PHI, 2002.
- 2. "Digital Signal Processors", B Venkataramani and M Bhaskar, TMH, 2<sup>nd</sup>, 2010
- 3. "Architectures for Digital Signal Processing", Peter Pirsch John Wiley, 2008

D.V. Te

H.O.D.

Dept. Of Electronics & Communication Aiva' - Institute of Engy & Technology Mijar, MOODBIDRI - 574 225

#### IoT & WIRELESS SENSOR NETWORKS

Course Code	: 18EC741	CIE Marks	:40	
Lecture Hours/Week	:3	SEE Marks	:60	
Total Number of Lecture Hours: 40 (08 Hrs/Module)		Exam Hours	:03	
CREDITS-03				

Course Learning Objectives: This course will enable students to:

- Describe the OSI Model for IoT/M2M Systems.
- Understand the architecture and design principles for device supporting IoT.
- Develop competence in programming for IoT Applications.
- Identify the uplink and downlink communication protocols which best suits the specific application of IoT / WSNs.

#### Module-1

Overview of Internet of Things: IoT Conceptual Framework, IoT Architectural View, Technology Behind IoT, Sources of IoT,M2M communication, Examples of IoT. Modified OSI Model for the IoT/M2M Systems, data enrichment, data consolidation and device management at IoT/M2M Gateway, web communication protocols used by connected IoT/M2M devices, Message communication protocols (CoAP-SMS, CoAP-MQ, MQTT,XMPP) for IoT/M2M devices. – Refer Chapter 1, 2 and 3 of Text 1.

L1, L2

#### Module-2

Architecture and Design Principles for IoT: Internet connectivity, Internet-based communication, IPv4, IPv6,6LoWPAN protocol, IP Addressing in the IoT, Application layer protocols: HTTP, HTTPS,FTP,TELNET and ports.

Data Collection, Storage and Computing using a Cloud Platform: Introduction, Cloud computing paradigm for data collection, storage and computing, Cloud service models, IoT Cloud-based data collection, storage and computing services using Nimbits. - Refer Chapter 4 and 6 of Text 1.

L1, L2

#### Module-3

Prototyping and Designing Software for IoT Applications: Introduction, Prototyping Embedded device software, Programming Embedded Device Arduino Platform using IDE, Reading data from sensors and devices, Devices, Gateways, Internet and Web/Cloud services software development. Programming MQTT clients and MQTT server. Introduction to IoT privacy

and security. Vulnerabilities, security requirements and threat analysis, IoT Security Tomography and layered attacker model. - Refer Chapter 9 and 10 of Text 1.

L1, L2, L3

### Module-4

# Overview of Wireless Sensor Networks:

Challenges for Wireless Sensor Networks, Enabling Technologies for Wireless Sensor Networks.

Architectures: Single-Node Architecture - Hardware Components, Energy Consumption of Sensor Nodes, Operating Systems and Execution Environments, Network Architecture-Sensor Network Scenarios, Optimization Goals and Figures of Merit, Design principles for WSNs, Service interfaces of WSNs Gateway Concepts. - Refer Chapter 1, 2, 3 of Text 2.

L1, L2, L3

#### Module-5

#### **Communication Protocols:**

Physical Layer and Transceiver Design Considerations, MAC Protocols for Wireless Sensor Networks, Low Duty Cycle Protocols And Wakeup Concepts - S-MAC, The Mediation Device Protocol, Wakeup Radio Concepts, Contention based protocols(CSMA,PAMAS), Schedule based protocols (LEACH, SMACS, TRAMA) Address and Name Management in WSNs, Assignment of MAC Addresses, Routing Protocols-Energy-Efficient Routing, Geographic Routing, Hierarchical networks by clustering.

Refer Chapter 4, 5, 7 and 11 of Text 2.

L1, L2, L3

# Course Outcomes: At the end of the course, students will be able to:

- 1. Understand choice and application of IoT & M2M communication protocols.
- 2. Describe Cloud computing and design principles of IoT.
- 3. Relate to MQTT clients, MQTT server and its programming.
- 4. Describe the architectures and its communication protocols of WSNs.
- 5. Identify the uplink and downlink communication protocols associated with specific application of IOT / WSNs

# Question paper pattern:

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- Each full question can have a maximum of 4sub questions.
- There will be 2 full questions from each module covering all the topics of the module.

- Students will have to answer 5full questions, selecting one full question from each module.
- The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

#### **Text Books:**

- 1. Raj Kamal, "Internet of Things-Architecture and design principles", McGraw Hill Education.
- 2. Holger Karl & Andreas Willig, "Protocols And Architectures for Wireless Sensor Networks", John Wiley, 2005.

#### **Reference Books:**

- 1. Feng Zhao & Leonidas J. Guibas, "Wireless Sensor Networks- An Information Processing Approach", Elsevier, 2007.
- 2. Kazem Sohraby, Daniel Minoli, & Taieb Znati, "Wireless Sensor Networks-Technology, Protocols and Applications", John Wiley, 2007.
- 3. Anna Hac, "Wireless Sensor Network Designs", John Wiley, 2003.

D-V-7

Dept. Of Electronics & Communication Alva's Institute of Engg & Technology Milas, MOCDBIDRI - 574 235

# VLSI LABORATORY

Course Code: 18ECL77	CIE Marks: 40	SEE Marks: 60	
Lecture Hours/Week: 02 Hour	rs Tutorial (Instructions)	+ 02 Hours Laboratory	
RBT Level: L1, L2, L3 Exam Hours: 03			
CREDITS-02			

Course Learning Objectives: This course will enable students to:

- Design, model, simulate and verify CMOS digital circuits
- Design layouts and perform physical verification of CMOS digital circuits
- Perform ASIC design flow and understand the process of synthesis, synthesis constraints and evaluating the synthesis reports to obtain optimum gate level netlist
- Perform RTL-GDSII flow and understand the stages in ASIC design

Experiments can be conducted using any of the following or equivalent design tools: Cadence/Synopsis/Mentor Graphics/Microwind

# **Laboratory Experiments**

#### Part-A

## **Analog Design**

Use any VLSI design tools to carry out the experiments, use library files and technology files below 180 nm.

- 1.a) Capture the schematic of CMOS inverter with load capacitance of 0.1pF and set the widths of inverter with Wn = Wp, Wn = 2Wp, Wn = Wp/2 and length at selected technology. Carry out the following:
  - i. Set the input signal to a pulse with rise time, fall time of 1ns and pulse width of 10ns and time period of 20ns and plot the input voltage and output voltage of designed inverter?
  - ii. From the simulation results compute tpHL, tpLH and td for all three geometrical settings of width?
  - iii. Tabulate the results of delay and find the best geometry for minimum delay for CMOS inverter?
- 1. b) Draw layout of inverter with Wp/Wn = 40/20, use optimum layout methods. Verify for DRC and LVS, extract parasitic and perform post layout simulations, compare the results with pre-layout simulations. Record the observations.
- 2. a) Capture the schematic of 2-input CMOS NAND gate having similar delay as that of CMOS inverter computed in experiment 1. Verify the functionality of NAND gate and also find out the delay td for all four possible combinations of input vectors. Table the results. Increase the drive strength to 2X and 4X and tabulate the results.

2. b) Draw layout of NAND with Wp/Wn = 40/20, use optimum layout methods. Verify for DRC and LVS, extract parasitic and perform post layout simulations, compare the results with pre-layout simulations. Record the observations.

3. a) Capture schematic of Common Source Amplifier with PMOS Current Mirror Load and find its transient response and AC response? Measures the Unity Gain Bandwidth (UGB), amplification factor by varying transistor

geometries, study the impact of variation in width to UGB.

3. b) Draw layout of common source amplifier, use optimum layout methods. Verify for DRC and LVS, extract parasitic and perform post layout simulations, compare the results with pre-layout simulations. Record the observations.

4.a) Capture schematic of two-stage operational amplifier and measure the

following:

i. UGB

ii. dB bandwidth

iii. Gain margin and phase margin with and without coupling capacitance

iv. Use the op-amp in the inverting and non-inverting configuration

and verify its functionality

v. Study the UGB, 3dB bandwidth, gain and power requirement in op-amp by varying the stage wise transistor geometries and record the observations.

4.b) Draw layout of two-stage operational amplifier with minimum transistor width set to 300 (in 180/90/45 nm technology), choose appropriate transistor geometries as per the results obtained in 4.a. Use optimum layout methods. Verify for DRC and LVS, extract parasitic and perform post layout simulations, compare the results with pre-layout simulations. Record the observations.

#### Part - B

Digital Design

Carry out the experiments using semicustom design flow or ASIC design flow, use technology library 180/90/45nm and below

Note: The experiments can also be carried out using FPGA design flow, it is required to set appropriate constraints in FPGA advanced synthesis options

1. Write verilog code for 4-bit up/down asynchronous reset counter and

carry out the following:

a. Verify the functionality using test bench

b. Synthesize the design by setting area and timing constraint. Obtain

the gate level netlist, find the critical path and maximum frequency of operation. Record the area requirement in terms of number of cells required and properties of each cell in terms of driving strength, power and area requirement.

c. Perform the above for 32-bit up/down counter and identify the critical path, delay of critical path, and maximum frequency of operation, total number of cells required and total area.

- 2. Write verilog code for 4-bit adder and verify its functionality using test bench. Synthesize the design by setting proper constraints and obtain the net list. From the report generated identify critical path, maximum delay, total number of cells, power requirement and total area required. Change the constraints and obtain optimum synthesis results.
- 3. Write verilog code for UART and carry out the following:
  - a. Perform functional verification using test bench
  - b. Synthesize the design targeting suitable library and by setting area and timing constraints
  - c. For various constrains set, tabulate the area, power and delay for the synthesized netlist
  - d. Identify the critical path and set the constraints to obtain optimum gate level netlist with suitable constraints
- 4. Write verilog code for 32-bit ALU supporting four logical and four arithmetic operations, use case statement and if statement for ALU behavioral modeling.
  - a. Perform functional verification using test bench
  - b. Synthesize the design targeting suitable library by setting area and timing constraints
  - c. For various constrains set, tabulate the area, power and delay for the synthesized netlist
  - d. Identify the critical path and set the constraints to obtain optimum gate level netlist with suitable constraints
    - Compare the synthesis results of ALU modeled using IF and CASE statements.
- 5. Write verilog code for Latch and Flip-flop, Synthesize the design and compare the synthesis report (D, SR, JK).
- 6. For the synthesized netlist carry out the following for any two above experiments:
  - a. Floor planning (automatic), identify the placement of pads
  - b. Placement and Routing, record the parameters such as no. of layers used for routing, flip method for placement of standard cells, placement of standard cells, routes of power and ground, and routing of standard cells
  - c. Physical verification and record the LVS and DRC reports

- Perform Back annotation and verify the functionality of the design d.
- Generate GDSII and record the number of masks and its color composition

Course Outcomes: On the completion of this laboratory course, the students will be able to:

- Design and simulate combinational and sequential digital circuits using 1. Verilog HDL
- Understand the Synthesis process of digital circuits using EDA tool. 2.
- Perform ASIC design flow and understand the process of synthesis, 3. synthesis constraints and evaluating the synthesis reports to obtain optimum gate level net list
- Design and simulate basic CMOS circuits like inverter, common source 4. amplifier and differential amplifiers.
- Perform RTL-GDSII flow and understand the stages in ASIC design. 5.

H.O.D.

D. V. 8

Bept. Of Electronics & Communication Alva' : Institute of Engg. & Technology Mijar, MOODBIDRI - 574 225

# **COMMUNICATION THEORY**

Course Code	: 18EC751	CIE Marks	:40
Lecture Hours/Week	: 03	SEE Marks	:60
Total Number of Lecture Hours: 40 (08 Hrs / Module)		Exam Hours	:03
	CREDITS-03		

# Course Learning Objectives: This course will enable students to:

- Describe essential elements of an electronic communications.
- Understand Amplitude, Frequency & Phase modulations, and Amplitude demodulation.
- Explain the basics of sampling and quantization.
- Understand the various digital modulation schemes.
- The concepts of wireless communication.

#### Module-1

Introduction to Electronic Communications: Historical perspective, Electromagnetic frequency spectrum, signal and its representation, Elements of electronic communications system, primary communication resources, signal transmission concepts, Analog and digital transmission, Modulation, Concept of frequency translation, Signal radiation and propagation (Text 1: 1.1 to1.10)

L1, L2

#### Module -2

Noise: Classification and source of noise (TEXT 1:3.1)

Amplitude Modulation Techniques: Types of analog modulation, Principle of amplitude modulation, AM power distribution, Limitations of AM,

(TEXT 1: 4.1,4.2, 4.4, 4.6)

Angle Modulation Techniques: Principles of Angle modulation, Theory of FM-basic Concepts, Theory of phase modulation (TEXT 1: 5.1,5.2, 5.5)

Analog Transmission and Reception: AM Radio transmitters, AM Radio Receivers

(TEXT 1:6.1,6.2)

L1, L2

#### Module-3

Sampling Theorem and pulse Modulation Techniques: Digital Versus analog Transmissions, Sampling Theorem, Classification of pulse modulation techniques, PAM, PWM, PPM, PCM, Quantization of signals (TEXT 1: 7.1 to 7.8)

L1, L2

#### Module -4

Digital Modulation Techniques: Types of digital Modulation, ASK,FSK,PSK,QPSK

(TEXT 1: 9.1 to 9.5)

Source and Channel Coding: Objective of source coding, source coding technique, Shannon's source coding theorem, need of channel coding, Channel coding theorem, error control and coding

(TEXT 1: 11.1 to 11.3, 11.8, 11.9,11.12)

L1, L2

#### Module-5

Evolution of wireless communication systems: Brief History of wireless communications, Advantages of wireless communication, disadvantages of wireless communications, wireless network generations, Comparison of wireless systems, Evolution of next-generation networks, Applications of wireless communication

(TEXT 2: 1.1 to 1.7)

Principles of Cellular Communications: Cellular terminology, Cell structure and Cluster, Frequency reuse concept, Cluster size and system capacity, Method of locating cochannel cells, Frequecy reuse distance

(TEXT 2: 4.1 to 4.7)

L1, L2

Course Outcomes: At the end of the course, students will be able:

- Describe operation of communication systems. 1.
- Understand the techniques of Amplitude and Angle modulation. 2.
- Understand the concept of sampling and quantization. 3.
- Understand the concepts of different digital modulation techniques. 4.
- Describe the principles of wireless communications system. 5.

#### **Question paper pattern:**

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- Each full question can have a maximum of 4 sub questions.
- There will be 2 full questions from each module covering all the topics of the module.
- Students will have to answer 5 full questions, selecting one full question from each module.
- The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

H.O.D. Dept. Of Electronics & Communication Alva' : Institute of Engg. & Technology Mijar, MOODBIDRI - 574 225

180

# B. E. 2018 Scheme Eighth Semester Syllabus (EC) Choice Based Credit System (CBCS) and Outcome Based Education (OBE)

#### SEMESTER-VIII

# WIRELESS and CELLULAR COMMUNICATION

Course Code	: 18EC81	CIE Marks	:40	
Lecture Hours/Week	: 03	SEE Marks	: 60	
Total Number of Lecture Hours: 40 (08 Hrs/Module)		Exam Hours	:03	
CREDITS-03				

# Course Learning Objectives: This course will enable students to:

- Understand the concepts of propagation over wireless channels from a physics standpoint
- Application of Communication theory both Physical and networking to understand GSM systems that handle mobile telephony
- Application of Communication theory both Physical and networking to understand CDMA systems that handle mobile telephony.
- Application of Communication theory both Physical and networking to understand LTE-4G systems.

#### Module-1

#### Mobile Radio Propagation -

Large Scale Path Loss - Free Space Propagation Model, Relating Power to Electric Field, Three Basic Propagation Mechanisms - Reflection (Ground Reflection), Diffraction, Scattering, Practical Link Budget,

#### (Text 1 - 2.2 and Ref1 - Chapter 4)

Fading and Multipath – Broadband wireless channel, Delay Spread and Coherence Bandwidth, Doppler Spread and Coherence Time, Angular spread and Coherence Distance (Text 1-2.4)

Statistical Channel Model of a Broadband Fading Channel

#### (Text 1 - 2.5.1)

The Cellular Concept - Cellular Concept, Analysis of Cellular Systems, Sectoring

(Text 1-2.3)

L1, L2

#### Module-2

## GSM and TDMA Technology

GSM System overview – Introduction, GSM Network and System Architecture, GSM Channel Concept.

GSM System Operations – GSM Identities, System Operations – Traffic cases, GSM Infrastructure Communications (Um Interface)
(Text 2, Part1 and Part 2 of Chapter 5)

L1,L2,L3

Module-3

. CDMA Technology

CDMA System Overview – Introduction, CDMA Network and System Architecture

CDMA Basics - CDMA Channel Concepts, CDMA System (Layer 3) operations, 3G CDMA

(Text 2-Part 1, Part2 and Part 3 of Chapter 6)

L1,L2,L3

Module-4

LTE-4G

Key Enablers for LTE 4G – OFDM, SC-FDE, SC-FDMA, Channel Dependant Multiuser Resource Scheduling, Multi-Antenna Techniques, Flat IP Architecture, LTE Network Architecture. (Text 1, Sec 1.4)

Multi-Carrier Modulation – Multicarrier concepts, OFDM Basics, OFDM in LTE, Timing and Frequency Synchronization, Peak to Average Ration, SC-Frequency Domain Equalization, Computational Complexity Advantage of OFDM and SC-FDE.

(Text 1, Sec 3.1 - 3.7)

L1,L2,L3

Module-5

**LTE - 4G** 

**OFDMA and SC-FDMA** – Multiple Access for OFDM Systems, OFDMA, SCFDMA, Multiuser Diversity and Opportunistic Scheduling, OFDMA and SC-FDMA in LTE, OFDMA system Design Considerations.

(Text 1, Sec 4.1 - 4.6)

The LTE Standard – Introduction to LTE and Hierarchical Channel Structure of LTE, Downlink OFDMA Radio Resources, Uplink SC-FDMA Radio Resources.

(Text 1, Sec 6.1 - 6.4)

L1, L2, L3

Course Outcomes: After studying this course, students will be able to:

- 1. Understand the Communication theory both Physical and networking associated with GSM, CDMA & LTE 4G systems.
- 2. Explain concepts of propagation mechanisms like Reflection, Diffraction, Scattering in wireless channels.
- 3. Develop a scheme for idle mode, call set up, call progress handling and call tear down in a GSM cellular network.

- 4. Develop a scheme for idle mode, call set up, call progress handling and call tear down in a CDMA cellular network.
- 5. Understand the Basic operations of Air interface in a LTE 4G system.

#### Question paper pattern:

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- Each full question can have a maximum of 4 sub questions.
- There will be 2 full questions from each module covering all the topics of the module.
- Students will have to answer 5 full questions, selecting one full question from each module.
- The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

#### **Text Books:**

- "Fundamentals of LTE" Arunabha Ghosh, Jan Zhang, Jefferey Andrews, Riaz Mohammed, Pearson education (Formerly Prentice Hall, Communications Engg and Emerging Technologies), ISBN-13: 978-0-13-703311-9.
- "Introduction to Wireless Telecommunications Systems and Networks", Gary Mullet, First Edition, Cengage Learning India Pvt Ltd., 2006, ISBN - 13: 978-81-315-0559-5.

#### Reference Books:

- 1. "Wireless Communications: Principles and Practice" Theodore Rappaport, 2<sup>nd</sup> Edition, Prentice Hall Communications Engineering and Emerging Technologies Series, 2002, ISBN 0-13-042232-0.
- 2. LTE for UMTS Evolution to LTE-Advanced' Harri Holma and Antti Toskala, Second Edition 2011, John Wiley & Sons, Ltd. Print ISBN: 9780470660003. 2

H.O.D.

Dept. Of Electronics & Communication
Alva' Institute of Engg. & Technology
Mijer, MOODBIDRI - 574 225

186

# NETWORK SECURITY

Course Code	: 18EC821	CIE Marks	:40
Lecture Hours/Week	:3	SEE Marks	:60
Total Number of Lecture Hours: 40 (08 Hrs / Module)		Exam Hours	: 03
CREDITS - 03			

Course Learning Objectives: This course will enable students to:

- Describe network security services and mechanisms.
- Understand Transport Level Security and Secure Socket Layer
- Know about Security concerns in Internet Protocol security
- Discuss about Intruders, Intrusion detection and Malicious Software
- Discuss about Firewalls, Firewall characteristics, Biasing and Configuration

#### Module-1

Attacks on Computers and Computer Security: Need for Security, Security Approaches, Principles of Security Types of Attacks.

(Chapter1-Text2)

L1, L2

#### Module-2

Transport Level Security: Web Security Considerations, Secure Sockets Layer, Transport Layer Security, HTTPS, Secure Shell (SSH) (Chapter15- Text1)

#### Module-3

IP Security: Overview of IP Security (IPSec), IP Security Architecture, Modes of Operation, Security Associations (SA), Authentication Header (AH), Encapsulating Security Payload (ESP), Internet Key Exchange.

(Chapter19-Text1)

L1,L2

#### Module-4

Intruders, Intrusion Detection.(Chapter20-Text1)
MALICIOUS SOFTWARE: Viruses and Related Threats, Virus Counter
measures,
(Chapter21-Text1)
L1,L2

#### Module-5

Firewalls: The Need for firewalls, Firewall Characteristics, Types of Firewalls, Firewall Biasing, Firewall location and configuration (Chapter22-Text 1)

L1, L2

Course Outcomes: After studying this course, students will be able to:

- Explain network security services and mechanisms and explain security concepts
- Understand the concept of Transport Level Security and Secure Socket Layer.
- 3. Explain Security concerns in Internet Protocol security
- 4. Explain Intruders, Intrusion detection and Malicious Software
- Describe Firewalls, Firewall Characteristics, Biasing and Configuration

Question paper pattern:

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- Each full question can have a maximum of 4 sub questions.
- There will be 2 full questions from each module covering all the topics of the module.
- Students will have to answer 5 full questions, selecting one full question from each module.
- The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

#### TEXT BOOKS:

- Cryptography and Network Security Principles and Practice, Pearson Education Inc., William Stallings, 5th Edition, 2014, ISBN: 978-81-317-6166-3.
- 2. Cryptography and Network Security, Atul Kahate, TMH, 2003.

#### **REFERENCE BOOKS:**

D.V.J

1. Cryptography and Network Security, Behrouz A. Forouzan, TMH, 2007.

H.O.D.

Dept. Of Electronics & Communication Alva' Institute of Engg. & Technology Mijar, MOODBIDRI - 574 225

# BIOMEDICAL SIGNAL PROCESSING

Course Code	:18EC825	CIE Marks	:40	
Lecture Hours/Week	:03	SEE Marks	:60	
Total Number of Lecture Hours	: 40 (8 Hrs /Module)	Exam Hours	:03	
CREDITS-03				

## Course Learning Objectives:

This course will enable students to:

- Describe the origin, properties and suitable models of important biological signals such as ECG and EEG.
- Know the basic signal processing techniques in analysing biological signals.
- Acquire mathematical and computational skills relevant to the field of biomedical signal processing.
- Describe the basics of ECG signal compression algorithms.
- Know the complexity of various biological phenomena.
- Understand the promises, challenges of the biomedical engineering.

#### Module -1

Introduction to Biomedical Signals: The nature of Biomedical Signals, Examples of Biomedical Signals, Objectives and difficulties in Biomedical analysis.

Electrocardiography: Basic electrocardiography, ECG leads systems, ECG signal characteristics.

Signal Conversion: Simple signal conversion systems, Conversion requirements for biomedical signals, Signal conversion circuits

(Text-1)

L1,L2

#### Module -2

**Signal Averaging:** Basics of signal averaging, signal averaging as a digital filter, a typical averager, software for signal averaging, limitations of signal averaging.

Adaptive Noise Cancelling: Principal noise canceller model, 60-Hz adaptive cancelling using a sine wave model, other applications of adaptive filtering (Text-1)

L1,L2,L3

#### Module-3

Data Compression Techniques: Turning point algorithm, AZTEC algorithm, Fan algorithm, Huffman coding, data reduction algorithms The Fourier transform, Correlation, Convolution, Power spectrum estimation, Frequency domain analysis of the ECG (Text-1)

L1,L2,L3

#### Module-4

Cardiological signal processing:

Basic Electrocardiography, ECG data acquisition, ECG lead system, ECG signal characteristics (parameters and their estimation), Analog filters, ECG amplifier, and QRS detector, Power spectrum of the ECG, Bandpass filtering techniques, Differentiation techniques, Template matching techniques, A QRS detection algorithm, Real-time ECG processing algorithm, ECG interpretation, ST segment analyzer, Portable arrhythmia monitor.

(Text -2)

L1,L2, L3

#### Module-5

Neurological signal processing: The brain and its potentials, The electrophysiological origin of brain waves, The EEG signal and its characteristics (EEG rhythms, waves, and transients), Correlation.

Analysis of EEG channels: Detection of EEG rhythms, Template matching for EEG, spike and wave detection

(Text-2)

L1,L2, L3

Course Outcomes: At the end of the course, students will be able to:

- 1. Possess the basic mathematical, scientific and computational skills necessary to analyse ECG and EEG signals.
- 2. Apply classical and modern filtering and compression techniques for ECG and EEG signals.
- 3. Develop a thorough understanding on basics of ECG and EEG feature extraction.
- 4. Evaluate various event detection techniques for the analysis of the EEG and ECG
- 5. Develop algorithms to process and analyze biomedical signals for better diagnosis.

Question paper pattern:

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- Each full question can have a maximum of 4 sub questions.
- There will be 2 full questions from each module covering all the topics of the module.
- Students will have to answer 5 full questions, selecting one full question from each module.
- The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

## **Text Books:**

- 1. Biomedical Digital Signal Processing- Willis J. Tompkins, PHI 2001.
- 2. Biomedical Signal Processing Principles and Techniques- D C Reddy, McGraw- Hill publications 2005.

# Reference Book:

• **Biomedical Signal Analysis-**Rangaraj M. Rangayyan, John Wiley & Sons 2002.

H. O. D.

Dept. Of Electronics & Communication
Aiva' - Institute of Engy & Technology
Mijar, MOODBIDRI - 574 225