

**SCHEME OF TEACHING & EXAMINATION
ELECTRONICS & COMMUNICATION ENGINEERING
III SEMESTER (COMMON TO EC/TC/ML)**

Subject Code	Title	Teaching Dept.	Teaching hours/week		Examination			
			Theory	Practical	Duration	I. A	Theory/ Practical	Total Marks
10MAT - 31	Engg. Mathematics - III	Mat	04		03	25	100	125
10ES - 32	Analog Electronic Ckts	@	04		03	25	100	125
10ES - 33	Logic Design	@	04		03	25	100	125
10ES - 34	Network Analysis	@	04		03	25	100	125
10IT- 35	Electronic Instrumentation	@	04		03	25	100	125
10ES - 36	Field Theory	@	04		03	25	100	125
10ESL - 37	Analog Electronics Lab	@		03	03	25	50	75
10ESL - 38	Logic Design Lab	@		03	03	25	50	75
		Total	24	06	24	200	700	900

D.V. T

H.O.D.

Dept. Of Electronics & Communication
Alva's Institute of Engg. & Technology
Mijar, MOORESBIDAR - 574 229

**SCHEME OF TEACHING & EXAMINATION
ELECTRONICS & COMMUNICATION ENGINEERING
IV SEMESTER (COMMON TO EC/TC/ML)**

Subject Code	Title	Teach Dept.	Teaching hours/week		Examination			
			Theory	Practical	Duration	I. A	Theory/ Practical	Total Marks
10MAT - 41	Engg. Mathematics – IV	Mat	04		03	25	100	125
10ES- 42	Microcontrollers	@	04		03	25	100	125
10ES – 43	Control Systems	@	04		03	25	100	125
10EC – 44	Signals & Systems	@	04		03	25	100	125
10EC- 45	Fundamentals of HDL	@	04		03	25	100	125
10EC – 46	Linear ICs & Applications	@	04		03	25	100	125
10ESL – 47	Microcontrollers Lab	@		03	03	25	50	75
10ECL – 48	HDL Lab	@		03	03	25	50	75
		Total	24	06	24	200	700	900

Note : @ indicates concerned discipline. ES (for theory) & ECL (for Lab) in the subject code indicates that the subject is common to electrical and electronics stream consisting of EE/EC/IT/TC/ML/BM branches of engineering.



H. O. D.

Dept. Of Electronics & Communication
Alva Institute of Design & Technology
Mijar, MOGALGAON - 674226

ENGINEERING MATHEMATICS – III

Sub Code	: 10MAT31	IA Marks	: 25
Hrs/ Week	: 04	Exam Hours	: 03
Total Hrs.	: 52	Exam Marks	: 100

UNIT 1:

Fourier Series

Periodic functions, Fourier expansions, Half range expansions, Complex form of Fourier series, Practical harmonic analysis.

UNIT 2:

Fourier Transforms

Finite and Infinite Fourier transforms, Fourier sine and cosine transforms, properties. Inverse transforms.

UNIT 3:

Partial Differential Equations (P.D.E)

Formation of P.D.E Solution of non homogeneous P.D.E by direct integration, Solution of homogeneous P.D.E involving derivative with respect to one independent variable only (Both types with given set of conditions) Method of separation of variables. (First and second order equations) Solution of Lagrange's linear P.D.E. of the type $Pp + Qq = R$.

UNIT 4:

Applications of P.D.E

Derivation of one dimensional wave and heat equations. Various possible solutions of these by the method of separation of variables. D'Alembert's solution of wave equation. Two dimensional Laplace's equation – various possible solutions. Solution of all these equations with specified boundary conditions. (Boundary value problems).

UNIT 5:

Numerical Methods

Introduction, Numerical solutions of algebraic and transcendental equations:- Newton-Raphson and Regula-Falsi methods. Solution of linear simultaneous equations : - Gauss elimination and Gauss Jordan methods. Gauss - Seidel



H. O. D.

Dept. Of Electronics & Communication
Alva's Institute of Engg. & Technology,
Mijar, MOODBIDRI - 574 225

iterative method. Definition of eigen values and eigen vectors of a square matrix. Computation of largest eigen value and the corresponding eigen vector by Rayleigh's power method.

UNIT 6:

Finite differences (Forward and Backward differences) Interpolation, Newton's forward and backward interpolation formulae. Divided differences – Newton's divided difference formula. Lagrange's interpolation and inverse interpolation formulae. Numerical differentiation using Newton's forward and backward interpolation formulae. Numerical Integration – Simpson's one third and three eighth's value, Weddle's rule.
(All formulae / rules without proof).

UNIT 7:

Calculus of Variations

Variation of a function and a functional Extremal of a functional, Variational problems, Euler's equation, Standard variational problems including geodesics, minimal surface of revolution, hanging chain and Brachistochrone problems.

UNIT 8:

Difference Equations and Z-transforms

Difference equations – Basic definitions. Z-transforms – Definition, Standard Z-transforms, Linearity property, Damping rule, Shifting rule, Initial value theorem, Final value theorem, Inverse Z-transforms. Application of Z-transforms to solve difference equations.

Reference Books:

1. **Higher Engineering Mathematics** by B.V. Ramana (Tata-Macgraw Hill).
2. **Advanced Modern Engineering Mathematics** by Glyn James – Pearson Education.

ANALOG ELECTRONIC CIRCUITS (Common to EC/TC/EE/IT/BM/ML)

Sub Code	:	10ES32	IA Marks	:	25
Hrs/ Week	:	04	Exam Hours	:	03
Total Hrs.	:	52	Exam Marks	:	100



H. O. D.
Dept. Of Electronics & Communication
Alva's Institute of Engineering & Technology
Mysur, 570008

UNIT 1:

Diode Circuits: Diode Resistance, Diode equivalent circuits, Transition and diffusion capacitance, Reverse recovery time, Load line analysis, Rectifiers, Clippers and clampers.

UNIT 2:

Transistor Biasing: Operating point, Fixed bias circuits, Emitter stabilized biased circuits, Voltage divider biased, DC bias with voltage feedback, Miscellaneous bias configurations, Design operations, Transistor switching networks, PNP transistors, Bias stabilization.

UNIT 3:

Transistor at Low Frequencies: BJT transistor modeling, CE Fixed bias configuration, Voltage divider bias, Emitter follower, CB configuration, Collector feedback configuration, Analysis of circuits r_e model; analysis of CE configuration using h- parameter model; Relationship between h- parameter model of CE, CC and CE configuration.

UNIT 4:

Transistor Frequency Response: General frequency considerations, low frequency response, Miller effect capacitance, High frequency response, multistage frequency effects.

UNIT 5:

(a) General Amplifiers: Cascade connections, Cascode connections, Darlington connections.

(b) Feedback Amplifier: Feedback concept, Feedback connections type, Practical feedback circuits. Design procedures for the feedback amplifiers.

UNIT 6:

Power Amplifiers: Definitions and amplifier types, series fed class A amplifier, Transformer coupled Class A amplifiers, Class B amplifier operations, Class B amplifier circuits, Amplifier distortions. Designing of Power amplifiers.

UNIT 7:

D.V.T.

H.O.D.
Dept. Of Electronics & Communication
Alva Institute of Engg & Technology
Mijas. MOCDSION-574 225

Oscillators: Oscillator operation, Phase shift Oscillator, Wienbridge Oscillator, Tuned Oscillator circuits, Crystal Oscillator. (BJT Version Only)
Simple design methods of Oscillators.

UNIT 8:

FET Amplifiers: FET small signal model, Biasing of FET, Common drain common gate configurations, MOSFETs, FET amplifier networks.

TEXT BOOK:

1. "Electronic Devices and Circuit Theory", Robert L. Boylestad and Louis Nashelsky, PHI/Pearson Education. 9TH Edition.

REFERENCE BOOKS:

1. "Integrated Electronics", Jacob Millman & Christos C. Halkias, Tata - McGraw Hill, 2nd Edition, 2010
2. "Electronic Devices and Circuits", David A. Bell, PHI, 4th Edition, 2004
3. "Analog Electronics Circuits: A Simplified Approach", U.B. Mahadevaswamy, Pearson/Saguine, 2007.

LOGIC DESIGN
(Common to EC/TC/EE/IT/BM/ML)

Sub Code	:	10ES33	IA Marks	:	25
Hrs/ Week	:	04	Exam Hours	:	03
Total Hrs.	:	52	Exam Marks	:	100

UNIT 1:

Principles of combinational logic-1: Definition of combinational logic, Canonical forms, Generation of switching equations from truth tables, Karnaugh maps-3, 4 and 5 variables, Incompletely specified functions (Don't Care terms), Simplifying Max term equations.

UNIT 2:



H. O. D.

Dept. Of Electronics & Communication
Alva - Institute of Engg. & Technology,
Mijar, MOODBIDRI - 574 326

Principles of combinational Logic-2: Quine-McCluskey minimization technique- Quine-McCluskey using don't care terms, Reduced Prime Implicant Tables, Map entered variables.

UNIT 3:

Analysis and design of combinational logic - I: General approach, Decoders-BCD decoders, Encoders.

UNIT 4:

Analysis and design of combinational logic - II: Digital multiplexers- Using multiplexers as Boolean function generators. Adders and subtractors- Cascading full adders, Look ahead carry, Binary comparators. Design methods of building blocks of combinational logics.

UNIT 5:

Sequential Circuits - 1: Basic Bistable Element, Latches, SR Latch, Application of SR Latch, A Switch Debouncer, The S^R Latch, The gated SR Latch, The gated D Latch, The Master-Slave Flip-Flops (Pulse-Triggered Flip-Flops): The Master-Slave SR Flip-Flops, The Master-Slave JK Flip-Flop, Edge Triggered Flip-Flop: The Positive Edge-Triggered D Flip-Flop, Negative-Edge Triggered D Flip-Flop.

UNIT 6:

Sequential Circuits - 2: Characteristic Equations, Registers, Counters - Binary Ripple Counters, Synchronous Binary counters, Counters based on Shift Registers, Design of a Synchronous counters, Design of a Synchronous Mod-6 Counter using clocked JK Flip-Flops Design of a Synchronous Mod-6 Counter using clocked D, T, or SR Flip-Flops

UNIT 7:

Sequential Design - I: Introduction, Mealy and Moore Models, State Machine Notation, Synchronous Sequential Circuit Analysis and Design.

UNIT 8:

Sequential Design - II: Construction of state Diagrams, Counter Design.

D.V-T

H.O.D.

Dept. Of Electronics & Communication
Alva' - Institute of Engg & Technology
Mijar, MOODBIDRI - 574 325

TEXT BOOKS:

1. "Digital Logic Applications and Design", John M Yarbrough, Thomson Learning, 2001.
2. "Digital Principles and Design", Donald D Givone, Tata McGraw Hill Edition, 2002.

REFERENCE BOOKS:

1. "Fundamentals of logic design", Charles H Roth, Jr, Thomson Learning, 2004.
2. "Logic and computer design Fundamentals", Mano and Kim, Pearson, Second edition, 2001.
3. "Logic Design", Sudhakar Samuel, Pearson/Saguine, 2007

NETWORK ANALYSIS
(Common to EC/TC/EE/IT/BM/ML)

Sub Code	:	10ES34	IA Marks	:	25
Hrs/ Week	:	04	Exam Hours	:	03
Total Hrs.	:	52	Exam Marks	:	100

UNIT 1:


Basic Concepts: Practical sources, Source transformations, Network reduction using Star – Delta transformation, Loop and node analysis With linearly dependent and independent sources for DC and AC networks, Concepts of super node and super mesh.

UNIT 2:

Network Topology: Graph of a network, Concept of tree and co-tree, incidence matrix, tie-set, tie-set and cut-set schedules, Formulation of equilibrium equations in matrix form, Solution of resistive networks, Principle of duality.

UNIT 3:

Network Theorems – 1: Superposition, Reciprocity and Millman's theorems.


H. O. D.
Dept. Of Electronics & Communication
Alva Institute of Engg. & Technology
Majur, MOODABUR, 574 345

UNIT 4:

Network Theorems - II:

Thevinin's and Norton's theorems; Maximum Power transfer theorem

UNIT 5: Resonant Circuits: Series and parallel resonance, frequency-response of series and Parallel circuits, Q -factor, Bandwidth.

UNIT 6:

Transient behavior and initial conditions: Behavior of circuit elements under switching condition and their Representation, evaluation of initial and final conditions in RL, RC and RLC circuits for AC and DC excitations.

UNIT 7:

Laplace Transformation & Applications : Solution of networks, step, ramp and impulse responses, waveform Synthesis

UNIT 8:

Two port network parameters: Definition of z, y, h and transmission parameters, modeling with these parameters, relationship between parameters sets.

TEXT BOOKS:

1. "Network Analysis", M. E. Van Valkenburg, PHI / Pearson Education, 3rd Edition. Reprint 2002.
2. "Networks and systems", Roy Choudhury, 2nd edition, 2006 re-print, New Age International Publications.

REFERENCE BOOKS:

1. "Engineering Circuit Analysis", Hayt, Kemmerly and DurbinTMH 7th Edition, 2010
2. "Basic Engineering Circuit Analysis", J. David Irwin / R. Mark Nelms, John Wiley, 8th ed, 2006.
3. "Fundamentals of Electric Circuits", Charles K Alexander and Mathew N O Sadiku, Tata McGraw-Hill, 3 ed, 2009.



H. O. D.

Dept. Of Electronics & Communication
Alva's Institute of Engg & Technology
Majur, MOODGURI - 774 325

ELECTRONIC INSTRUMENTATION
(Common to EC/TC/IT/BM/ML)

Sub Code	:	10IT35	IA Marks	:	25
Hrs/ Week	:	04	Exam Hours	:	03
Total Hrs.	:	52	Exam Marks	:	100

UNIT – 1:

Introduction

(a) **Measurement Errors:** Gross errors and systematic errors, Absolute and relative errors, Accuracy, Precision, Resolution and Significant figures.

(b) **Voltmeters and Multimeters** Introduction, Multirange voltmeter, Extending voltmeter ranges, Loading, AC voltmeter using Rectifiers – Half wave and full wave, Peak responding and True RMS voltmeters.

UNIT – 2:

Digital Instruments

Digital Voltmeters – Introduction, DVM's based on V – T, V – F and Successive approximation principles, Resolution and sensitivity, General specifications, Digital Multi-meters, Digital frequency meters, Digital measurement of time.

UNIT – 3:

Oscilloscopes

Introduction, Basic principles, CRT features, Block diagram and working of each block, Typical CRT connections, Dual beam and dual trace CROs, Electronic switch.

UNIT – 4:

Special Oscilloscopes

Delayed time-base oscilloscopes, Analog storage, Sampling and Digital storage oscilloscopes.

UNIT – 5:

Signal Generators



H.O.D.
Dept. of Electronics & Communication
GVA - Institute of Engg. & Technology
Muz. ROAD, BILARI - 574 111

Introduction, Fixed and variable AF oscillator, Standard signal generator, Laboratory type signal generator, AF sine and Square wave generator, Function generator, Square and Pulse generator, Sweep frequency generator, Frequency synthesizer.

UNIT – 6:

Measurement of resistance, inductance and capacitance

Whetstone's bridge, Kelvin Bridge; AC bridges, Capacitance Comparison Bridge, Maxwell's bridge, Wein's bridge, Wagner's earth connection

UNIT – 7:

Transducers - I

Introduction, Electrical transducers, Selecting a transducer, Resistive transducer, Resistive position transducer, Strain gauges, Resistance thermometer, Thermistor, Inductive transducer, Differential output transducers and LVDT.

UNIT – 8:

Miscellaneous Topics

(a) **Transducers - II** –Piezoelectric transducer, Photoelectric transducer, Photovoltaic transducer, Semiconductor photo devices, Temperature transducers-RTD, Thermocouple .

(b) **Display devices:** Digital display system, classification of display, Display devices, LEDs, LCD displays.

(c) Bolometer and RF power measurement using Bolometer

(d) Introduction to Signal conditioning.

(e) Introduction to LabView.

TEXT BOOKS:

1. "Electronic Instrumentation", H. S. Kalsi, TMH, 3rd 2010
2. "Electronic Instrumentation and Measurements", David A Bell, PHI / Pearson Education, 2006.

REFERENCE BOOKS:

1. "Principles of measurement systems", John P. Beatly, 3rd Edition, Pearson Education, 2000
2. "Modern electronic instrumentation and measuring techniques", Cooper D & A D Helfrick, PHI, 1998.
3. **Electronics & electrical measurements**, A K Sawhney, , Dhanpat Rai & sons, 9th edition.



H. O. D.

Dept. Of Electronics & Communication
Alva' Institute of Engg. & Technology
Majur, MIDODIDRI - 574 313

FIELD THEORY
(Common to EC/TC/ML/EE)

Sub Code	:	10ES36	IA Marks	:	25
Hrs/ Week	:	04	Exam Hours	:	03
Total Hrs.	:	52	Exam Marks	:	100

UNIT 1:

a. Coulomb's Law and electric field intensity: Experimental law of Coulomb, Electric field intensity, Field due to continuous volume charge distribution, Field of a line charge.

b. Electric flux density, Gauss' law and divergence: Electric flux density, Gauss' law, Divergence, Maxwell's First equation(Electrostatics), vector operator ∇ and divergence theorem.

UNIT 2:

a. Energy and potential : Energy expended in moving a point charge in an electric field, The line integral, Definition of potential difference and Potential, The potential field of a point charge and system of charges, Potential gradient , Energy density in an electrostatic field.

b. Conductors, dielectrics and capacitance: Current and current density, Continuity of current, metallic conductors, Conductor properties and boundary conditions, boundary conditions for perfect Dielectrics, capacitance and examples.

UNIT 3:

Poisson's and Laplace's equations: Derivations of Poisson's and Laplace's Equations, Uniqueness theorem, Examples of the solutions of Laplace's and Poisson's equations.

UNIT 4:

The steady magnetic field: Biot-Savart law, Ampere's circuital law, Curl, Stokes' theorem, magnetic flux and flux density, scalar and Vector magnetic potentials.



H. O. D.

Dept. Of Electronics & Communication
Alva's Institute of Engg. & Technology
Mijar, MOODGIBAI - 574 220

UNIT 5:

a. Magnetic forces: Force on a moving charge and differential current element, Force between differential current elements, Force and torque on a closed circuit.

b. Magnetic materials and Inductance: Magnetization and permeability, Magnetic boundary conditions, Magnetic circuit, Potential energy and forces on magnetic materials, Inductance and Mutual Inductance.

UNIT 6:

Time varying fields and Maxwell's equations: Faraday's law, displacement current, Maxwell's equation in point and Integral form, retarded potentials.

UNIT 7:

Uniform plane wave: Wave propagation in free space and dielectrics, Poynting's theorem and wave power, propagation in good conductors – (skin effect).

UNIT 8:

Plane waves at boundaries and in dispersive media: Reflection of uniform plane waves at normal incidence, SWR, Plane wave propagation in general directions.

TEXT BOOK:

1. "Engineering Electromagnetics", William H Hayt Jr. and John A Buck, Tata McGraw-Hill, 7th edition, 2006

REFERENCE BOOKS:

1. "Electromagnetics with Applications", John Krauss and Daniel A Fleisch, McGraw-Hill, 5th edition, 1999
2. "Electromagnetic Waves And Radiating Systems," Edward C. Jordan and Keith G Balmain, Prentice – Hall of India / Pearson Education, 2nd edition, 1968.Reprint 2002
3. "Field and Wave Electromagnetics", David K Cheng, Pearson Education Asia, 2nd edition, - 1989, Indian Reprint – 2001.




H. O. D.
Dept. Of Electronics & Communication
Alva Institute of Engg. & Technology
Mijar, MOGGBIDRI - 574 225

ANALOG ELECTRONICS LAB
(Common to EC/TC/EE/IT/BM/ML)

Sub Code	:	10ESL37	IA Marks	:	25
Hrs/ Week	:	03	Exam Hours	:	03
Total Hrs.	:		Exam Marks	:	50

NOTE: Use the Discrete components to test the circuits. LabView can be used for the verification and testing along with the above.

1. Wiring of RC coupled Single stage FET & BJT amplifier and determination of the gain-frequency response, input and output impedances.
2. Wiring of BJT Darlington Emitter follower with and without bootstrapping and determination of the gain, input and output impedances (Single circuit) (One Experiment)
3. Wiring of a two stage BJT Voltage series feed back amplifier and determination of the gain, Frequency response, input and output impedances with and without feedback (One Experiment)
4. Wiring and Testing for the performance of BJT-RC Phase shift Oscillator for $f_0 \leq 10 \text{ KHz}$
5. Testing for the performance of BJT – Hartley & Colpitts Oscillators for RF range $f_0 \geq 100 \text{ KHz}$.
6. Testing for the performance of BJT -Crystal Oscillator for $f_0 > 100 \text{ KHz}$
- 7 Testing of Diode clipping (Single/Double ended) circuits for peak clipping, peak detection
8. Testing of Clamping circuits: positive clamping /negative clamping.
9. Testing of a transformer less Class – B push pull power amplifier and determination of its conversion efficiency.
10. Testing of Half wave, Full wave and Bridge Rectifier circuits with and without Capacitor filter. Determination of ripple factor, regulation and efficiency



H. O. D.

Dept. Of Electronics & Communication
Alva's Institute of Design & Technology
Waran, MOORENJI - 574 22a

11. Verification of Thevinin's Theorem and Maximum Power Transfer theorem for DC Circuits.

12. Characteristics of Series and Parallel resonant circuits.

LOGIC DESIGN LAB
(Common to EC/TC/EE/IT/BM/ML)

Sub Code	:	10ESL38	IA Marks	:	25
Hrs/ Week	:	03	Exam Hours	:	03
Total Hrs.	:		Exam Marks	:	50

NOTE: Use discrete components to test and verify the logic gates. LabView can be used for designing the gates along with the above.

1. Simplification, realization of Boolean expressions using logic gates/Universal gates.
2. Realization of Half/Full adder and Half/Full Subtractors using logic gates.
3. (i) Realization of parallel adder/Subtractors using 7483 chip
(ii) BCD to Excess-3 code conversion and vice versa.
4. Realization of Binary to Gray code conversion and vice versa
5. MUX/DEMUX – use of 74153, 74139 for arithmetic circuits and code converter.
6. Realization of One/Two bit comparator and study of 7485 magnitude comparator.
7. Use of a) Decoder chip to drive LED display and b) Priority encoder.
8. Truth table verification of Flip-Flops: (i) JK Master slave (ii) T type and (iii) D type.
9. Realization of 3 bit counters as a sequential circuit and MOD – N counter design (7476, 7490, 74192, 74193).
10. Shift left; Shift right, SIPO, SISO, PISO, PIPO operations using 74S95.
11. Wiring and testing Ring counter/Johnson counter.
12. Wiring and testing of Sequence generator.

D.V.D

H. O. D.

Dept. Of Electronics & Communication
Alva's Institute of Engg. & Technology
Mijal, WOODBURY - 574 226

ENGINEERING MATHEMATICS - IV

Sub Code	: 10MAT41	IA Marks	: 25
Hrs/ Week	: 04	Exam Hours	: 03
Total Hrs.	: 52	Exam Marks	: 100

UNIT 1:

Numerical Methods

Numerical solutions of first order and first degree ordinary differential equations – Taylor's series method, Modified Euler's method, Runge – Kutta method of fourth order, Milne's and Adams-Bashforth predictor and corrector methods (All formulae without Proof).

UNIT 2:

Complex Variables

Function of a complex variable, Limit, Continuity Differentiability – Definitions. Analytic functions, Cauchy – Riemann equations in cartesian and polar forms, Properties of analytic functions. Conformal Transformation – Definition. Discussion of transformations: $W = z^2$, $W = e^z$, $W = z + (1/z)$, $z \neq 0$ Bilinear transformations.

UNIT 3:

Complex Integration

Complex line integrals, Cauchy's theorem, Cauchy's integral formula. Taylor's and Laurent's series (Statements only) Singularities, Poles, Residues, Cauchy's residue theorem (statement only).

UNIT 4:

Series solution of Ordinary Differential Equations and Special Functions

Series solution – Frobenius method, Series solution of Bessel's D.E. leading to Bessel function of first kind. Equations reducible to Bessel's D.E., Series solution of Legendre's D.E. leading to Legendre Polynomials. Rodrigue's formula.

UNIT 5:



H. D. D.

Dept. Of Electronics & Communication
Alva Institute of Engg. & Technology
Mijar, MOODBIDRI - 574 225

Statistical Methods

Curve fitting by the method of least squares: $y = a + bx$, $y = a + bx + cx^2$, $y = ax^b$, $y = ab^x$, $y = ae^{bx}$, Correlation and Regression.

Probability: Addition rule, Conditional probability, Multiplication rule, Baye's theorem.

UNIT 6:

Random Variables (Discrete and Continuous) p.d.f., c.d.f. Binomial, Poisson, Normal and Exponential distributions.

UNIT 7:

Sampling. Sampling distribution, Standard error. Testing of hypothesis for means. Confidence limits for means, Student's t distribution, Chi-square distribution as a test of goodness of fit.

UNIT 8:

Concept of joint probability – Joint probability distribution, Discrete and Independent random variables. Expectation, Covariance, Correlation coefficient.

Probability vectors, Stochastic matrices, Fixed points, Regular stochastic matrices. Markov chains, Higher transition probabilities. Stationary distribution of regular Markov chains and absorbing states.

Text book:

1. **Higher Engineering Mathematics** by Dr. B.S. Grewal, 36th Edn. Kanna Publications.
2. **Probability** by Seymour Lipschutz (Schaum's series)

Reference Books:

1. **Higher Engineering Mathematics** by B.V. Ramana (Tata-Macgraw Hill).
2. **Advanced Modern Engineering Mathematics** by Glyn James – Pearson Education.

D.V. [Signature]

H.O.D.

Dept. Of Electronic & Communication
Alva Institute of Engineering & Technology
Alva, Dist. Channarayana - 574225

MICROCONTROLLERS
(Common to EC/TC/EE/IT/BM/ML)

Sub Code	:	10ES42	IA Marks	:	25
Hrs/ Week	:	04	Exam Hours	:	03
Total Hrs.	:	52	Exam Marks	:	100

UNIT 1:

Microprocessors and microcontroller. Introduction, Microprocessors and Microcontrollers, RISC & CISC CPU Architectures, Harvard & Von-Neumann CPU architecture, Computer software.

The 8051 Architecture: Introduction, Architecture of 8051, Pin diagram of 8051, Memory organization, External Memory interfacing, Stacks.

UNIT 2:

Addressing Modes: Introduction, Instruction syntax, Data types, Subroutines, Addressing modes: Immediate addressing, Register addressing, Direct addressing, Indirect addressing, relative addressing, Absolute addressing, Long addressing, Indexed addressing, Bit inherent addressing, bit direct addressing.

Instruction set: Instruction timings, 8051 instructions: Data transfer instructions, Arithmetic instructions, Logical instructions, Branch instructions, Subroutine instructions, Bit manipulation instruction.

UNIT 3:

8051 programming: Assembler directives, Assembly language programs and Time delay calculations.


UNIT 4:

8051 Interfacing and Applications: Basics of I/O concepts, I/O Port Operation, Interfacing 8051 to LCD, Keyboard, parallel and serial ADC, DAC, Stepper motor interfacing and DC motor interfacing and programming

UNIT 5:

8051 Interrupts and Timers/counters: Basics of interrupts, 8051 interrupt structure, Timers and Counters, 8051 timers/counters, programming 8051 timers in assembly and C.

UNIT 6:


H. O. D.
Dept. Of Electronics & Communication
Alva's Institute of Engg. & Technology
Mijar, MOODUBERI - 574 225

8051 Serial Communication: Data communication, Basics of Serial Data Communication, 8051 Serial Communication, connections to RS-232, Serial communication Programming in assembly and C.
8255A Programmable Peripheral Interface., Architecture of 8255A, I/O addressing., I/O devices interfacing with 8051 using 8255A.

Course Aim – The MSP430 microcontroller is ideally suited for development of low-power embedded systems that must run on batteries for many years. There are also applications where MSP430 microcontroller must operate on energy harvested from the environment. This is possible due to the ultra-low power operation of MSP430 and the fact that it provides a complete system solution including a RISC CPU, flash memory, on-chip data converters and on-chip peripherals.

UNIT 7:

Motivation for MSP430 microcontrollers – Low Power embedded systems, On-chip peripherals (analog and digital), low-power RF capabilities. Target applications (Single-chip, low cost, low power, high performance system design).

MSP430 RISC CPU architecture, Compiler-friendly features, Instruction set, Clock system, Memory subsystem. Key differentiating factors between different MSP430 families.

Introduction to Code Composer Studio (CCS v4). Understanding how to use CCS for Assembly, C, Assembly+C projects for MSP430 microcontrollers. Interrupt programming.

Digital I/O – I/O ports programming using C and assembly, Understanding the muxing scheme of the MSP430 pins.

UNIT 8:

On-chip peripherals. Watchdog Timer, Comparator, Op-Amp, Basic Timer, Real Time Clock (RTC), ADC, DAC, SD16, LCD, DMA.

Using the Low-power features of MSP430. Clock system, low-power modes, Clock request feature, Low-power programming and Interrupt.

Interfacing LED, LCD, External memory. Seven segment LED modules interfacing. Example – Real-time clock.

Case Studies of applications of MSP430 - Data acquisition system, Wired Sensor network, Wireless sensor network with Chipcon RF interfaces.



H. O. D.

Dept. Of Electronics & Communication
Alva - Institute of Engg. & Technology
Mijar, MOODEBIDRI - 574 225

TEXT BOOKS:

1. "The 8051 Microcontroller and Embedded Systems – using assembly and C", Muhammad Ali Mazidi and Janice Gillespie Mazidi and Rollin D. McKinlay, PHI, 2006 / Pearson, 2006
2. "MSP430 Microcontroller Basics", John Davies, Elsevier, 2008.

REFERENCE BOOKS:

1. "The 8051 Microcontroller Architecture, Programming & Applications", 2e Kenneth J. Ayala :, Penram International, 1996 / Thomson Learning 2005.
2. "The 8051 Microcontroller", V.Udayashankar and MalikarjunaSwamy, TMH, 2009
3. MSP430 Teaching CD-ROM, Texas Instruments, 2008 (can be requested <http://www.uniti.in>)
4. Microcontrollers: Architecture, Programming, Interfacing and System Design", Raj Kamal, "Pearson Education, 2005

CONTROL SYSTEMS (Common to EC/TC/EE/IT/BM/ML)

Sub Code	:	10ES43	IA Marks	:	25
Hrs/ Week	:	04	Exam Hours	:	03
Total Hrs.	:	52	Exam Marks	:	100

UNIT 1:

Modeling of Systems: Introduction to Control Systems, Types of Control Systems, Effect of Feedback Systems, Differential equation of Physical Systems -Mechanical systems, Friction, Translational systems (Mechanical accelerometer, systems excluded), Rotational systems, Gear trains, Electrical systems, Analogous systems

UNIT 2:

Block diagrams and signal flow graphs: Transfer functions, Block diagram algebra, Signal Flow graphs (State variable formulation excluded),



H. O. D.

Dept. Of Electronics & Communication
Alva's Institute of Engg. & Technology
Mijar, MCOEDBIDRI - 574 225

UNIT 3:

Time Response of feed back control systems: Standard test signals, Unit step response of First and second order systems, Time response specifications, Time response specifications of second order systems, steady – state errors and error constants. Introduction to PID Controllers(excluding design)

UNIT 4:

Stability analysis: Concepts of stability, Necessary conditions for Stability, Routh- stability criterion, Relative stability analysis; More on the Routh stability criterion.

UNIT 5:

Root-Locus Techniques: Introduction, The root locus concepts, Construction of root loci.

UNIT 6:

Frequency domain analysis: Correlation between time and frequency response, Bode plots, Experimental determination of transfer functions, Assessment of relative stability using Bode Plots. Introduction to lead, lag and lead-lag compensating networks (excluding design).

UNIT 7:

Stability in the frequency domain: Introduction to Polar Plots, (Inverse Polar Plots excluded) Mathematical preliminaries, Nyquist Stability criterion, Assessment of relative stability using Nyquist criterion, (Systems with transportation lag excluded).

UNIT 8:

Introduction to State variable analysis: Concepts of state, state variable and state models for electrical systems, Solution of state equations.

TEXT BOOK :

1. J. Nagarath and M.Gopal, “Control Systems Engineering”, New Age International (P) Limited, Publishers, Fourth edition – 2005

REFERENCE BOOKS:

H. O. D.

Dept. Of Electronics & Communication
Alva's Institute of Engg. & Technology
Majur, MOODSIDIKA - 574 225

1. "Modern Control Engineering ", K. Ogata, Pearson Education Asia/PHI, 4th Edition, 2002.
2. "Automatic Control Systems", Benjamin C. Kuo, John Wiley India Pvt. Ltd., 8th Edition, 2008.
3. "Feedback and Control System", Joseph J Distefano III et al., Schaum's Outlines, TMH, 2nd Edition 2007.

SIGNALS & SYSTEMS
(Common to EC/TC/IT/BM/ML)

Sub Code	:	10EC44	IA Marks	:	25
Hrs/ Week	:	04	Exam Hours	:	03
Total Hrs.	:	52	Exam Marks	:	100

UNIT 1:

Introduction: Definitions of a signal and a system, classification of signals, basic Operations on signals, elementary signals, Systems viewed as Interconnections of operations, properties of systems.

UNIT 2:

Time-domain representations for LTI systems – 1: Convolution, impulse response representation, Convolution Sum and Convolution Integral.

UNIT 3:

Time-domain representations for LTI systems – 2: Properties of impulse response representation, Differential and difference equation Representations, Block diagram representations.

UNIT 4:

Fourier representation for signals – 1: Introduction, Discrete time and continuous time Fourier series (derivation of series excluded) and their properties .

UNIT 5:

Fourier representation for signals – 2: Discrete and continuous Fourier transforms(derivations of transforms are excluded) and their properties.

D.V.T

H.O.D.
Dept. Of Electronics & Communication
Alva's Institute of Engg & Technology
Mijal, MOODSIDIKI -574 226

UNIT 6:

Applications of Fourier representations: Introduction, Frequency response of LTI systems, Fourier transform representation of periodic signals, Fourier transform representation of discrete time signals. Sampling theorem and Nyquist rate.

UNIT 7:

Z-Transforms – 1: Introduction, Z – transform, properties of ROC, properties of Z – transforms, inversion of Z – transforms.

UNIT 8:

Z-transforms – 2: Transform analysis of LTI Systems, unilateral Z-Transform and its application to solve difference equations.

TEXT BOOK

1. **Simon Haykin**, "Signals and Systems", John Wiley India Pvt. Ltd., 2nd Edn, 2008.
2. **Michael Roberts**, "Fundamentals of Signals & Systems", 2nd ed, Tata McGraw-Hill, 2010

REFERENCE BOOKS:

1. **Alan V Oppenheim, Alan S, Willsky and A Hamid Nawab**, "Signals and Systems" Pearson Education Asia / PHI, 2nd edition, 1997. Indian Reprint 2002
2. **H. P Hsu, R. Ranjan**, "Signals and Systems", Scham's outlines, TMH, 2006
3. **B. P. Lathi**, "Linear Systems and Signals", Oxford University Press, 2005
4. **Ganesh Rao and Satish Tunga**, "Signals and Systems", Pearson/Sanguine Technical Publishers, 2004

FUNDAMENTALS OF HDL (Common to EC/TC/IT/BM/ML)

Sub Code	:	10EC45	IA Marks	:	25
Hrs/ Week	:	04	Exam Hours	:	03
Total Hrs.	:	52	Exam Marks	:	100

UNIT 1:

D. V. T

H. O. D.
Dept. Of Electronics & Communication
Aiva Institute of Engg. & Technology
Mijar, MOOBA, DR - 574 129

Introduction: Why HDL? , A Brief History of HDL, Structure of HDL Module, Operators, Data types, Types of Descriptions, simulation and synthesis, Brief comparison of VHDL and Verilog

UNIT 2:

Data –Flow Descriptions: Highlights of Data-Flow Descriptions, Structure of Data-Flow Description, Data Type – Vectors.

UNIT 3:

Behavioral Descriptions: Behavioral Description highlights, structure of HDL behavioral Description, The VHDL variable –Assignment Statement, sequential statements.

UNIT 4:

Structural Descriptions: Highlights of structural Description, Organization of the structural Descriptions, Binding, state Machines, Generate, Generic, and Parameter statements.

UNIT 5: Procedures, Tasks, and Functions: Highlights of Procedures, tasks, and Functions, Procedures and tasks, Functions.

Advanced HDL Descriptions: File Processing, Examples of File Processing

UNIT 6:

Mixed –Type Descriptions: Why Mixed-Type Description? VHDL User-Defined Types, VHDL Packages, Mixed-Type Description examples

UNIT 7:

Mixed –Language Descriptions: Highlights of Mixed-Language Description, How to invoke One language from the Other, Mixed-language Description Examples, Limitations of Mixed-Language Description.

UNIT 8:

Synthesis Basics: Highlights of Synthesis, Synthesis information from Entity and Module, Mapping Process and Always in the Hardware Domain.

TEXT BOOKS:

D.V.

H.O.D.

Dept. Of Electronics & Communication
Alva's Institute of Professional Technologies
Majal, MIDC Dahisar - 401 305

1. **HDL Programming (VHDL and Verilog)**- Nazeih M.Botros- John Wiley India Pvt. Ltd. 2008.

REFERENCE BOOKS:

1. **Fundamentals of HDL** – Cyril P.R. Pearson/Sanguin 2010.
2. **VHDL** –Douglas perry-Tata McGraw-Hill
3. **A Verilog HDL Primer**- J.Bhaskar – BS Publications
4. **Circuit Design with VHDL**-Volnei A.Pedroni-PHI

LINEAR IC's & APPLICATIONS
(Common to EC/TC/IT/BM/ML)

Sub Code	:	10EC46	IA Marks	:	25
Hrs/ Week	:	04	Exam Hours	:	03
Total Hrs.	:	52	Exam Marks	:	100

UNIT 1:

Operational Amplifier Fundamentals: Basic Op-Amp circuit, Op-Amp parameters – Input and output voltage, CMRR and PSRR, offset voltages and currents, Input and output impedances, Slew rate and Frequency limitations; Op-Amps as DC Amplifiers- Biasing Op-Amps, Direct coupled -Voltage Followers, Non-inverting Amplifiers, Inverting amplifiers, Summing amplifiers, Difference amplifier.

UNIT 2:

Op-Amps as AC Amplifiers: Capacitor coupled Voltage Follower, High input impedance - Capacitor coupled Voltage Follower, Capacitor coupled Non-inverting Amplifiers, High input impedance - Capacitor coupled Non-inverting Amplifiers, Capacitor coupled Inverting amplifiers, setting the upper cut-off frequency, Capacitor coupled Difference amplifier, Use of a single polarity power supply.

UNIT 3:

Op-Amps frequency response and compensation: Circuit stability, Frequency and phase response, Frequency compensating methods, Band width, Slew rate effects, Z_{in} Mod compensation, and circuit stability precautions.

UNIT 4:

D.V.T

H.O.D.

Dept. Of Electronics & Communication
Alva's Institute of Engg & Technology
Mijar, MOODGURU - 574 221

OP-AMP Applications: Voltage sources, current sources and current sinks, Current amplifiers, instrumentation amplifier, precision rectifiers, Limiting circuits.

UNIT 5:

More applications: Clamping circuits, Peak detectors, sample and hold circuits, V to I and I to V converters, Log and antilog amplifiers, Multiplier and divider, Triangular / rectangular wave generators, Wave form generator design, phase shift oscillator, Wein bridge oscillator.

UNIT 6:

Non-linear circuit applications: crossing detectors, inverting Schmitt trigger circuits, Monostable & Astable multivibrator, Active Filters –First and second order Low pass & High pass filters.

UNIT 7:

Voltage Regulators: Introduction, Series Op-Amp regulator, IC Voltage regulators, 723 general purpose regulator, Switching regulator.

UNIT 8:

Other Linear IC applications: 555 timer - Basic timer circuit, 555 timer used as astable and monostable multivibrator, Schmitt trigger; PLL-operating principles, Phase detector / comparator, VCO; D/A and A/ D converters – Basic DAC Techniques, AD converters.

TEXT BOOKS:

1. “Operational Amplifiers and Linear IC’s”, David A. Bell, 2nd edition, PHI/Pearson, 2004
2. “Linear Integrated Circuits”, D. Roy Choudhury and Shail B. Jain, 2nd edition, Reprint 2006, New Age International

REFERENCE BOOKS:

1. “Opamps- Design, Applications and Trouble Shooting”, Terrell, Elsevier, 3rd ed. 2006.
2. “Operational Amplifiers”, George Clayton and Steve Winder, Elsevier 5th ed., 2008

D. V. T.

H. O. D.
Dept. Of Electronics & Communication
Alva Institute of Engg & Technology
Milar, MIDC, Solapur - 431 225

3. "Operational Amplifiers and Linear Integrated Circuits", Robert F. Coughlin & Fred F. Driscoll, PHI/Pearson, 2006
4. "Design with Operational Amplifiers and Analog Integrated Circuits", Sergio Franco, TMH, 3e, 2005

MICROCONTROLLERS LAB
(Common to EC/TC/EE/IT/BM/ML)

Sub Code	:	10ESL47	IA Marks	:	25
Hrs/ Week	:	03	Exam Hours	:	03
Total Hrs.	:	42	Exam Marks	:	50

I. PROGRAMMING

1. Data Transfer - Block move, Exchange, Sorting, Finding largest element in an array.
2. Arithmetic Instructions - Addition/subtraction, multiplication and division, square, Cube – (16 bits Arithmetic operations – bit addressable).
3. Counters.
4. Boolean & Logical Instructions (Bit manipulations).
5. Conditional CALL & RETURN.
6. Code conversion: BCD – ASCII; ASCII – Decimal; Decimal - ASCII; HEX - Decimal and Decimal - HEX .
7. Programs to generate delay, Programs using serial port and on-Chip timer / counter.

Note: Programming exercise is to be done on both 8051 & MSP430.

II. INTERFACING:

Write C programs to interface 8051 chip to Interfacing modules to develop single chip solutions.

8. Simple Calculator using 6 digit seven segment displays and Hex Keyboard interface to 8051.
9. Alphanumeric LCD panel and Hex keypad input interface to 8051.
10. External ADC and Temperature control interface to 8051.
11. Generate different waveforms Sine, Square, Triangular, Ramp etc. using DAC interface to 8051; change the frequency and amplitude.
12. Stepper and DC motor control interface to 8051.
13. Elevator interface to 8051.

D.N. - 9

H.O.D.

Dept. Of Electronics & Communication
Alva - Institute of Engg. & Technology
Mijar, MOCDEICKI - 574, 225


HDL LAB
(Common to EC/TC/IT/BM/ML)

Sub Code	:	10ECL48	IA Marks	:	25
Hrs/ Week	:	03	Exam Hours	:	03
Total Hrs.	:	42	Exam Marks	:	50

Note: Programming can be done using any compiler. Download the programs on a FPGA/CPLD boards such as Apex/Accex/Max/Spartan/Sinti/TK Base or equivalent and performance testing may be done using 32 channel pattern generator and logic analyzer apart from verification by simulation with tools such as Altera/Modelsim or equivalent.

PROGRAMMING (using VHDL /Verilog)

1. Write HDL code to realize all the logic gates
2. Write a HDL program for the following combinational designs
 - a. 2 to 4 decoder
 - b. 8 to 3 (encoder without priority & with priority)
 - c. 8 to 1 multiplexer
 - d. 4 bit binary to gray converter
 - e. Multiplexer, de-multiplexer, comparator.
2. Write a HDL code to describe the functions of a Full Adder Using three modeling styles.
3. Write a model for 32 bit ALU using the schematic diagram shown below
A (31:0) B (31:0)



- ALU should use combinational logic to calculate an output based on the four bit op-code input.
- ALU should pass the result to the out bus when enable line is high, and tri-state the out bus when the enable line is low.

D.V.R.

H. O. D.

Dept. Of Electronics & Communication
Alva Institute of Engineering & Technology
Miyal MOOREDDUR - 574 225

- ALU should decode the 4 bit op-code according to the given in example below.

OPCODE	ALU OPERATION
1.	A + B
2.	A - B
3.	A Complement
4.	A * B
5.	A AND B
6.	A OR B
7.	A NAND B
8.	A XOR B

4. Develop the HDL code for the following flip-flops, SR, D, JK, T.
5. Design 4 bit binary, BCD counters (Synchronous reset and Asynchronous reset) and "any sequence" counters

INTERFACING (at least four of the following must be covered using VHDL/Verilog)

1. Write HDL code to display messages on the given seven segment display and LCD and accepting Hex key pad input data.
2. Write HDL code to control speed, direction of DC and Stepper motor.
3. Write HDL code to accept 8 channel Analog signal, Temperature sensors and display the data on LCD panel or Seven segment display.
4. Write HDL code to generate different waveforms (Sine, Square, Triangle, Ramp etc.,) using DAC change the frequency and amplitude.
5. Write HDL code to simulate Elevator operations
6. Write HDL code to control external lights using relays.

D.V. T

H.O.D.
 Dept. Of Electronics & Communication
 Alva's Institute of Engineering & Technology
 Mijar, MOODEBIDRI - 574 224