

**VISVESVARAYA TECHNOLOGICAL UNIVERSITY**

**“Jnana Sangama” Belagavi – 590 010**



**PROJECT REPORT ON  
“DESIGN AND IMPLEMENTATION OF POWER  
REDUCTION TECHNIQUE IN CMOS VLSI  
CIRCUITS”**

**Submitted in partial fulfillment of the requirements for the award of degree**

**BACHELOR OF ENGINEERING  
IN  
ELECTRONICS & COMMUNICATION ENGINEERING**

**Submitted By**

<b>Name</b>	<b>USN</b>
<b>RAHUL ITNAL</b>	<b>4AL15EC067</b>
<b>RAKSHITHA RAO U</b>	<b>4AL15EC068</b>
<b>RASHMI RAO</b>	<b>4AL15EC070</b>
<b>SHRADDHA</b>	<b>4AL15EC082</b>

**Under the Guidance of  
Dr. Praveen J  
Professor & Dean Academics  
Department of E&C Engineering**



**DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING**

**ALVA'S INSTITUTE OF ENGINEERING & TECHNOLOGY**

**MOODBIDRI – 574 225.**

**2018-2019**



# ALVA'S INSTITUTE OF ENGINEERING & TECHNOLOGY

MOODBIDRI - 574 225

(Affiliated to VTU, BELAGAVI)


## DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

### CERTIFICATE

*Certified that the project work entitled "DESIGN AND IMPLEMENTATION OF POWER REDUCTION TECHNIQUE IN CMOS VLSI CIRCUITS" is a bona fide work carried out by*


RAHUL ITNAL	4AL15EC067
RAKSHITHA RAO U	4AL15EC068
RASHMI RAO	4AL15EC070
SHRADDHA	4AL15EC082

in partial fulfillment for the award of **BACHELOR OF ENGINEERING** in **ELECTRONICS & COMMUNICATION ENGINEERING** of the **VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI** during the year 2018-2019. It is certified that all corrections/suggestions indicated for Internal Assessment have been incorporated in the report deposited in the departmental library. The project report has been approved as it satisfies the academic requirements in respect of Project work prescribed for the Bachelor of Engineering Degree.

  
13/05/19


Signature of the Guide

Dr. Praveen J

  
13.05.19.

Signature of the H.O.D

Dr. D V Manjunatha  
Dept. Of Electronics & Communication  
Alva's Institute of Engg. & Technology  
Mijar, MOODBIDRI - 574 225  
EXTERNAL VIVA



Signature of the Principal

Dr. Peter Fernandes


Alva's Institute of Engg. & Technology,  
Mijar, MOODBIDRI - 574 225, D.K

Name of the Examiners

1. Dr. D. V. MANJUNATHA

2. ASHOKA A

Signature with date

  
12/6/19



## ABSTRACT

In (Very Large-Scale Integration) VLSI, it is important to introduce low-power design techniques, which reduces the power consumption of the circuit during normal mode of operation. More power consumption also reduces the battery life of the devices. Therefore, reducing power consumption during normal operation has become a critical objective in today's VLSI circuit designs. Designers have different options to reduce the power consumption in the various design stages. Power dissipation in CMOS circuits can be dynamic or static. Dynamic power dissipation takes place due to switching activities and static power consumption is due to leakage.

The lector technique in combination with sleep and stack technique is used in this project. Two leakage control transistors (a p-type and a n-type) within the logic gate circuit are introduced for which the gate terminal of each leakage control transistor (LCT) is controlled by the source of the other. In this arrangement, one of the LCTs is always near its cut-off voltage for any input combination. This increases the resistance of the path from supply to ground, leading to significant decrease in leakage current. Stack technique is used to store the current state of the transistors whereas sleep technique is used to turn off the circuit when there is no input to given circuit.