VISVESVARAYA TECHNOLOGICAL UNIVERSITY

"Jnana Sangama" Belagavi – 590 010



PROJECT REPORT ON

"ULTRA LOW POWER DESIGN AND HIGH SPEED DESIGN OF DOMINO LOGIC CIRCUIT USING CADENCE VIRTUOSO PLATFORM"

Submitted in partial fulfillment of the requirements for the award of the degree

BACHELOR OF ENGINEERING IN ELECTRONICS & COMMUNICATION ENGINEERING

Submitted By

Name	USN
AISHWARYA	4AL14EC002
JAGADISH VENKATRAMAN NAIK	4AL14EC041
KSHITHIJA	4AL14EC048
MAHESH BIRADAR	4AL14EC049

Under the Guidance of Dr. PRAVEEN J

Professor & Dean Academics
Department of E&C Engineering



DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING ALVA'S INSTITUTE OF ENGINEERING & TECHNOLOGY MOODBIDRI – 574 225.

2017-2018

ALVA'S INSTITUTE OF ENGINEERING & TECHNOLOGY

MOODBIDRI - 574 225

(Affiliated to VTU, BELAGAVI)

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

CERTIFICATE

Certified that the project work entitled "ULTRA LOW POWER DESIGN AND HIGH SPEED DESIGN OF DOMINO LOGIC CIRCUIT USING CADENCE VIRTUOSO PLATFORM" is a bonafide work carried out by

AISHWARYA

JAGADISH VENKATRAMAN NAIK

KSHITHIJA

MAHESH BIRADAR

4AL14EC048

4AL14EC049

in partial fulfillment for the award of BACHELOR of ENGINEERING in **ELECTRONICS & COMMUNICATION ENGINEERING** of the **VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI** during the year 2017–2018. It is certified that all corrections/suggestions indicated for internal assessment have been incorporated in the report deposited in the departmental library. The project report has been approved as it satisfies the academic requirements in respect of project work prescribed for the Bachelor of Engineering degree.

Signature of the Guide

Dr. Praveen J

Signature of the H.O.D

Signature of the Principal

H. O. D.

PRINCIPAL

Dept. Of EDect Porce Manipunatha

Alva's Institute of Engg. & Technology

Mijar, MOODBIDRI - 574 225, D.K.

Mijar, MOODBIDRI - 574 225

EXTERNAL VIVA

BILL SIGNIE	
Name of the Examiners	Signature with date
1	
2	

ABSTRACT

In VLSI it is important to introduce low-power design techniques, which reduces the power dissipation of the circuit during normal mode of operation. More power consumption also reduces the battery life of the devices. Therefore, reducing power dissipation during normal operation has become a critical objective in today's VLSI circuit designs. Designers have different options to reduce the power dissipation in the various design stages. Power dissipation in CMOS circuits can be dynamic or static. Dynamic power dissipation takes place due to switching activities and Static power consumption is due to leakage.

The domino circuits are used in various circuits especially in memory, multiplexor, comparator and arithmetic circuit and also used in full adders that are most important part of a CPU. Additionally, domino circuits are important components in other applications such as Digital Signal Processing architectures and microprocessors, which rely on the efficient implementation of generic arithmetic logic and floating point units to execute dedicated algorithms. Various design approaches had been investigated for realizing domino CMOS. The Extensive use of high speed domino circuits attracts many researchers in this field. There are various issues related to domino circuits, such as power consumption, speed and noise immunity.