DSP Algorithms and Architecture

B.E., VII Semester, Electronics & Communication Engineering /Telecommunication Engineering

[As per Choice Based Credit System (CBCS) scheme]

Subject Code	15EC751	IA Marks	20		
Number of Lecture	03	Exam Marks	80		
Hours/Week					
Total Number of	40 (8 Hours / Module)	Exam Hours	03		
Lecture Hours	, , , , , , , , , , , , , , , , , , , ,				
CREDITS - 03					

Course Objectives: This course will enable students to:

- Figure out the knowledge and concepts of digital signal processing techniques.
- Understand the computational building blocks of DSP processors and its speed issues.
- Understand the various addressing modes, peripherals, interrupts and pipelining structure of TMS320C54xx processor.
- Learn how to interface the external devices to TMS320C54xx processor in various modes.
- Understand basic DSP algorithms with their implementation.

Module-1	RBT Level		
Introduction to Digital Signal Processing: Introduction, A Digital Signal – Processing System, The Sampling Process, Discrete Time Sequences, Discrete Fourier Transform (DFT) and Fast Fourier Transform (FFT), Linear Time-Invariant Systems, Digital Filters, Decimation and Interpolation.			
Computational Accuracy in DSP Implementations: Number Formats for Signals and Coefficients in DSP Systems, Dynamic Range and Precision, Sources of Error in DSP Implementation.			
Module-2			
Architectures for Programmable Digital Signal - Processing Devices: Introduction, Basic Architectural Features, DSP Computational Building Blocks, Bus Architecture and Memory, Data Addressing Capabilities, Address Generation Unit, Programmability and Program Execution, Speed Issues, Features for External Interfacing.			
Module-3			
Programmable Digital Signal Processors: Introduction, Commercial Digital Signal-processing Devices, Data Addressing Modes of TMS32OC54XX, Memory Space of TMS32OC54XX Processors, Program Control. Detail Study of TMS32OC54X & 54xx Instructions and Programming, On – Chip Peripherals, Interrupts of TMS32OC54XX Processors, Pipeline Operation of TMS32OC54xx Processor.	}		
Module-4			

Implementation of Basic DSP Algorithms:	L1, L2, L3
Introduction, The Q - notation, FIR Filters, IIR Filters, Interpolation and	
Decimation Filters (one example in each case).	
Implementation of FFT Algorithms:	
Introduction, An FFT Algorithm for DFT Computation, Overflow and	
Scaling, Bit - Reversed Index. Generation & Implementation on the	
TMS32OC54xx.	
Module-5	
Interfacing Memory and Parallel I/O Peripherals to Programmable	L1, L2, L3
DSP Devices:	
Introduction, Memory Space Organization, External Bus Interfacing	
Signals. Memory Interface, Parallel I/O Interface, Programmed I/O,	
Interrupts and I/O Direct Memory Access (DMA).	
Interfering and Australia as a part	
Interfacing and Applications of DSP Processors:	
Introduction, Synchronous Serial Interface, A CODEC Interface Circuit,	
DSP Based Bio-telemetry Receiver, A Speech Processing System, An Image	
Processing System.	
Course Outcomes: At the end of this course, students would be able to	
Comprehend the knowledge and concepts of digital signal processing	
techniques.	
Apply the knowledge of DSP computational building blocks to achieve	
speed in DSP architecture or processor.	
• Apply knowledge of vorious trace of all	
• Apply knowledge of various types of addressing modes, interrupts,	
peripherals and pipelining structure of TMS320C54xx processor.	
Develop basic DSP algorithms using DSP processors.	
• Discuss about synchronous serial interface and multichannel buffered	
serial port (McBSP) of DSP device.	
Demonstrate the programming of CODEC interfacing.	
Question paper pattern:	
• The question paper will have 10 full annual.	

- The question paper will have 10 full questions carrying equal marks.
- Each full question consists of 16 marks with a maximum of Three sub questions.
- There will be 2 full questions from each module covering all the topics of the module
- The students will have to answer 5 full questions, selecting one full question from each module.

Text Book:

"Digital Signal Processing", Avatar Singh and S. Srinivasan, Thomson Learning, 2004.

Reference Books:

- 1. "Digital Signal Processing: A practical approach", Ifeachor E. C., Jervis B. W Pearson-Education, PHI, 2002.
- 2. "Digital Signal Processors", B Venkataramani and M Bhaskar, TMH, 2nd, 2010
- 3. "Architectures for Digital Signal Processing", Peter Pirsch John Weily, 2008

DeV. 7

130

H.O.D.

Dept. Of Electronics & Communication Alva' Institute of Engg & Technology Mijar, MOODBIDRI - 574 225