REFERENCE BOOKS:

- 1. **Object Oriented Programming in C++** Balaguruswamy. TMH, 1995.
- 2. **Programming in C++** Balaguruswamy. TMH, 4th, 2010.

DIGITAL SYSTEMS DESIGN USING VHDL

Subject Code	: 10EC666	IA Marks	: 25
No. of Lecture Hrs/Week	: 04	Exam Hours	: 03
Total no. of Lecture Hrs.	: 52	Exam Marks	: 100

UNIT - 1

INTRODUCTION: VHDL description of combinational networks, Modeling flip-flops using VHDL, VHDL models for a multiplexer, Compilation and simulation of VHDL code, Modeling a sequential machine, Variables, Signals and constants, Arrays, VHDL operators, VHDL functions, VHDL procedures, Packages and libraries, VHDL model for a counter.

UNIT-2

DESIGNING WITH PROGRAMMABLE LOGIC DEVICES: Read-only memories, Programmable logic arrays (PLAs), Programmable array logic (PLAs), Other sequential programmable logic devices (PLDs), Design of a keypad scanner.

UNIT - 3

DESIGN OF NETWORKS FOR ARITHMETIC OPERATIONS: Design of a serial adder with accumulator, State graphs for control networks, Design of a binary multiplier, Multiplication of signed binary numbers, Design of a binary divider.

UNIT-4

DIGITAL DESIGN WITH SM CHARTS: State machine charts, Derivation of SM charts, Realization of SM charts. Implementation of the dice game, Alternative realization for SM charts using microprogramming, Linked state machines.

UNIT - 5

DESIGNING WITH PROGRAMMABLE GATE ARRAYS AND COMPLEX PROGRAMMABLE LOGIC DEVICES: Xlinx 3000 series FPGAs, Designing with FPGAs, Xlinx 4000 series FPGAs, using a one-hot state assignment, Altera complex programmable logic devices (CPLDs), Altera FELX 10K series COLDs.

33

D,V.

H. O. D.