- 11. Verification of Thevinin's Theorem and Maximum Power Transfer theorem for DC Circuits.
- 12. Characteristics of Series and Parallel resonant circuits.

LOGIC DESIGN LAB (Common to EC/TC/EE/IT/BM/ML)

Sub Code	:	10ESL38	IA Marks	:	25
Hrs/ Week	:	03	Exam Hours	:	03
Total Hrs.	:		Exam Marks	:	50

NOTE: Use discrete components to test and verify the logic gates. LabView can be used for designing the gates along with the above.

- Simplification, realization of Boolean expressions using logic gates/Universal gates.
- Realization of Half/Full adder and Half/Full Subtractors using logic gates.
- 3. (i) Realization of parallel adder/Subtractors using 7483 chip (ii) BCD to Excess-3 code conversion and vice versa.
- 4. Realization of Binary to Gray code conversion and vice versa
- 5. MUX/DEMUX use of 74153, 74139 for arithmetic circuits and code
- Realization of One/Two bit comparator and study of 7485 magnitude comparator.
- 7. Use of a) Decoder chip to drive LED display and b) Priority encoder.
- 8. Truth table verification of Flip-Flops: (i) JK Master slave (ii) T type and (iii) D type.
- Realization of 3 bit counters as a sequential circuit and MOD N counter design (7476, 7490, 74192, 74193).
- 10. Shift left; Shift right, SIPO, SISO, PISO, PIPO operations using 74S95.
- 11. Wiring and testing Ring counter/Johnson counter.
- 12. Wiring and testing of Sequence generator.

1

DW.T

H. O. D.

Dept. Of Electronics & Communication Alva's Institute of Engg. 6. Technology Mijas, WOODBIDKS - 574 200