### B. E. COMMON TO ALL PROGRAMMES

## Choice Based Credit System (CBCS) and Outcome Based Education (OBE) SEMESTER - III

# TRANSFORM CALCULUS, FOURIER SERIES AND NUMERICAL TECHNIQUES Course Code 18MAT31 CIE Marks 40 Teaching Hours/Week (L: T:P) (2:2:0) SEE Marks 60 Credits 03 Exam Hours 03

## Course Learning Objectives:

- To have an insight into Fourier series, Fourier transforms, Laplace transforms, Difference equations and Z-transforms.
- To develop the proficiency in variational calculus and solving ODE's arising in engineering applications, using numerical methods.

### Module-1

Laplace Transform: Definition and Laplace transforms of elementary functions (statements only). Laplace transforms of Periodic functions (statement only) and unit-step function – problems.

Inverse Laplace Transform: Definition and problems, Convolution theorem to find the inverse Laplace transforms (without Proof) and problems. Solution of linear differential equations using Laplace transforms.

### Module-2

Fourier Series: Periodic functions, Dirichlet's condition. Fourier series of periodic functions period  $2\pi$  and arbitrary period. Half range Fourier series. Practical harmonic analysis.

## Module-3

Fourier Transforms: Infinite Fourier transforms, Fourier sine and cosine transforms. Inverse Fourier transforms. Problems.

Difference Equations and Z-Transforms: Difference equations, basic definition, z-transform-definition, Standard z-transforms, Damping and shifting rules, initial value and final value theorems (without proof) and problems, Inverse z-transform and applications to solve difference equations.

### Module-4

## Numerical Solutions of Ordinary Differential Equations(ODE's):

Numerical solution of ODE's of first order and first degree- Taylor's series method, Modified Euler's method. Runge -Kutta method of fourth order, Milne's and Adam-Bash forth predictor and corrector method (No derivations of formulae)-Problems.

## Module-5

Numerical Solution of Second Order ODE's: Runge-Kutta method and Milne's predictor and corrector method. (No derivations of formulae).

Calculus of Variations: Variation of function and functional, variational problems, Euler's equation, Geodesics, hanging chain, problems.

Course outcomes: At the end of the course the student will be able to:

- CO1: Use Laplace transform and inverse Laplace transform in solving differential/ integral equation arising in network analysis, control systems and other fields of engineering.
- CO2: Demonstrate Fourier series to study the behaviour of periodic functions and their applications in system communications, digital signal processing and field theory.
- CO3: Make use of Fourier transform and Z-transform to illustrate discrete/continuous function arising
  in wave and heat propagation, signals and systems.
- CO4: Solve first and second order ordinary differential equations arising in engineering problems using single step and multistep numerical methods.
- CO5:Determine the externals of functionals using calculus of variations and solve problems arising in dynamics of rigid bodies and vibrational analysis.

## Question paper pattern:

- The question paper will have ten full questions carrying equal marks.
- Each full question will be for 20 marks.
- There will be two full questions (with a maximum of four sub-questions) from each module.
- Each full question will have sub- question covering all the topics under a module.

• The students will have to answer five full questions, selecting one full question from each module.

	The students will have to answer five	Tun questions, selectin	ng one run question from e	acii inodule.
SI. No.	Title of the Book	Name of the Author/s	Name of the Publisher	Edition and Year
Textb	ooks			
1	Advanced Engineering	E. Kreyszig	John Wiley & Sons	10 <sup>th</sup> Edition,
	Mathematics			2016
2	Higher Engineering Mathematics	B. S. Grewal	Khanna Publishers	44 <sup>th</sup> Edition,
				2017
3	Engineering Mathematics	Srimanta Pal et al	Oxford University	3 <sup>rd</sup> Edition, 2016
			Press	
Refere	ence Books			
1	Advanced Engineering	C. Ray Wylie,	McGraw-Hill Book Co	6 <sup>th</sup> Edition, 1995
	Mathematics	Louis C. Barrett		
2	Introductory Methods of	S.S.Sastry	Prentice Hall of India	4 <sup>th</sup> Edition 2010
	Numerical Analysis	-		
3	Higher Engineering Mathematics	B.V. Ramana	McGraw-Hill	11th Edition,2010
4	A Textbook of Engineering	N.P.Bali and	Laxmi Publications	6 <sup>th</sup> Edition, 2014
	Mathematics	Manish Goyal		
5	Advanced Engineering	Chandrika Prasad	Khanna Publishing,	2018
	Mathematics	and Reena Garg	Ç.	

## Web links and Video Lectures:

- 1. http://nptel.ac.in/courses.php?disciplineID=111
- 2. http://www.class-central.com/subject/math(MOOCs)
- 3. http://academicearth.org/
- 4. VTU EDUSAT PROGRAMME 20

Best of Computer Science & Engineering Alva's Institute of Engg. & Technology Wiler, MODELDEL-574.225

Indiana	from the accura	DAPPLICATIONS	The state of the s	
	SEMESTER	ic year 2018 -2019)		
Course Code	18CS32			
Number of Contact Hours/Week	3:2:0	CIE Marks	40	
Total Number of Contact Hours	50	SEE Marks	60	
		Exam Hours	03	
Course Learning Objectives: This course Explain fundamentals of data str	rea (1000000)			
<ul> <li>Explain fundamentals of data str</li> </ul>	ructures and their	enable students to:		
Explain fundamentals of data str solving.	and then	applications essential for pr	ogrammi	ing/proble
• Illustrate linear representation of	f data atmini	Stack O		
<ul> <li>Illustrate linear representation of</li> <li>Demonstrate sorting and searching</li> </ul>	ng algorithms	Stack, Queues, Lists, Trees a	and Grap	hs.
<ul> <li>Find suitable data structure during</li> </ul>	lg application des	volomo - v M		
Module 1	8 application dev	elopment/Problem Solving.		
T				Contact
Introduction: Data Structures, Classific Operations, Review of Arrays, Structure	cations (Primitive	& Non Division		Hours
Operations, Review of Arrays, Structure and Dynamic Memory Allocation Function	s, Self-Referentia	Structure, Data s	tructure	10
and Dynamic Memory Allocation Funct Dynamically allocated arrays.	ions. Representa	ation of Lines A	Pointers	
A man O	representa	ation of Linear Arrays in M	lemory,	
Array Operations: Traversing incomi		ing and and a second		- 1
Arrays, Polynomials and Sparse Matrices	S.	ing, and sorting. Multidime	ensional	
Strings: Basic Terminology, Storing, Programming Examples.	Operations an	d Potto-		
Programming Examples.	, sperations an	d Fattern Matching algo	rithms.	
Textbook I: Chapter 1. 1.2 Change			- 1	
Chapter 3: 3.1 - 3.3, 3.5, 3.7, Chapter 2: RBT: L1, L2, L3	4: 4.1 - 4.9. 4.14	CATOOOK 2: Chapter 1: 1.1 -	1.4.	
KN1'111717		Reference 2. CL.	. '	
	, 4.14	Reference 3: Chapter 1: 1	.4	
Module 2		Reference 3: Chapter 1: 1	.4	
Module 2 Stacks: Definition Stack Operation A		Reference 3: Chapter 1: 1	.4	
Module 2 Stacks: Definition Stack Operation A		Reference 3: Chapter 1: 1	.4	10
Module 2 Stacks: Definition, Stack Operations, Arr Arrays, Stack Applications: Polish notations of the procession.	ray Representation	n of Stacks, Stacks using Dy	ynamic	10
Module 2 Stacks: Definition, Stack Operations, Arrays, Stack Applications: Polish notations appreciation.  Recursion - Factorial GCD Fiberations.	ray Representation	n of Stacks, Stacks using De x conversion, evaluation of	ynamic postfix	10
Module 2 Stacks: Definition, Stack Operations, Arrays, Stack Applications: Polish notations appreciation.  Recursion - Factorial, GCD, Fibonacci Dueues: Definition Array Pages 1911	ray Representation on, Infix to postfix Sequence, Towe	n of Stacks, Stacks using Dy x conversion, evaluation of r of Hanoi, Ackerman's fu	ynamic postfix	10
Module 2 Stacks: Definition, Stack Operations, Arrays, Stack Applications: Polish notation xpression.  Recursion - Factorial, GCD, Fibonacci Queues: Definition, Array Representation using Dynamic arrays. Degrees the property of the proper	ray Representation, Infix to postfix Sequence, Toweron, Queue Operation	n of Stacks, Stacks using Dy x conversion, evaluation of r of Hanoi, Ackerman's fu	ynamic postfix	10
Module 2 Stacks: Definition, Stack Operations, Arrays, Stack Applications: Polish notation xpression.  Recursion - Factorial, GCD, Fibonacci Queues: Definition, Array Representation using Dynamic arrays, Dequeues tacks and Queues.	ray Representation, Infix to postfix Sequence, Toweron, Queue Operas, Priority Queue	n of Stacks, Stacks using Dy x conversion, evaluation of r of Hanoi, Ackerman's fu ations, Circular Queues, C es, A Mazing Problem M	ynamic postfix nction.	10
Module 2 Stacks: Definition, Stack Operations, Arrays, Stack Applications: Polish notation xpression.  Recursion - Factorial, GCD, Fibonacci Queues: Definition, Array Representation using Dynamic arrays, Dequeues tacks and Queues.	ray Representation, Infix to postfix Sequence, Toweron, Queue Operas, Priority Queue	n of Stacks, Stacks using Dy x conversion, evaluation of r of Hanoi, Ackerman's fu ations, Circular Queues, C es, A Mazing Problem M	ynamic postfix nction.	10
Module 2 Stacks: Definition, Stack Operations, Arrays, Stack Applications: Polish notation expression.  Recursion - Factorial, GCD, Fibonacci Queues: Definition, Array Representativeues using Dynamic arrays, Dequeue tacks and Queues. Programming Example extbook 1: Chapter 3: 3.1 -3.7 Textbook 1: L1, L2, L3	ray Representation, Infix to postfix Sequence, Toweron, Queue Operas, Priority Queue	n of Stacks, Stacks using Dy x conversion, evaluation of r of Hanoi, Ackerman's fu ations, Circular Queues, C es, A Mazing Problem M	ynamic postfix nction.	10
Module 2 Stacks: Definition, Stack Operations, Arrays, Stack Applications: Polish notation expression.  Recursion - Factorial, GCD, Fibonacci Queues: Definition, Array Representativeues using Dynamic arrays, Dequeue tacks and Queues. Programming Example extbook 1: Chapter 3: 3.1 -3.7 Textbook 1: L1, L2, L3  Module 3	ray Representation, Infix to postfix Sequence, Towe on, Queue Operas, Priority Queues. Ok 2: Chapter 6:	n of Stacks, Stacks using Dyx conversion, evaluation of r of Hanoi, Ackerman's fu ations, Circular Queues, Ces, A Mazing Problem. M 6.1 -6.3, 6.5, 6.7-6.10, 6.12,	ynamic postfix netion. Sircular dultiple	10
Module 2 Stacks: Definition, Stack Operations, Arrays, Stack Applications: Polish notation expression.  Recursion - Factorial, GCD, Fibonacci Queues: Definition, Array Representativeues using Dynamic arrays, Dequeue tacks and Queues. Programming Example Extbook 1: Chapter 3: 3.1 -3.7 Textbook BT: L1, L2, L3  Module 3  Linked Lists: Definition, Representations	ray Representation on, Infix to postfix Sequence, Tower on, Queue Operations, Priority Queues.  2. Chapter 6:	n of Stacks, Stacks using Dyx conversion, evaluation of r of Hanoi, Ackerman's fu ations, Circular Queues, Ces, A Mazing Problem. M 6.1 -6.3, 6.5, 6.7-6.10, 6.12,	ynamic postfix nction. Sircular lultiple	10
Module 2 Stacks: Definition, Stack Operations, Arrays, Stack Applications: Polish notation expression.  Recursion - Factorial, GCD, Fibonacci Queues: Definition, Array Representation equeues using Dynamic arrays, Dequeue tacks and Queues. Programming Example extbook 1: Chapter 3: 3.1 -3.7 Textbook BT: L1, L2, L3  Indule 3  Inked Lists: Definition, Representation earbage Collection, Linked list apparents	ray Representation, Infix to postfix Sequence, Toweron, Queue Operas, Priority Queues.  Dk 2: Chapter 6:	n of Stacks, Stacks using Dyx conversion, evaluation of r of Hanoi, Ackerman's further ations, Circular Queues, Ces, A Mazing Problem. M. 6.1 -6.3, 6.5, 6.7-6.10, 6.12, in Memory, Memory allow	ynamic postfix nction. Circular lultiple , 6.13	10
Module 2 Stacks: Definition, Stack Operations, Arrays, Stack Applications: Polish notation expression.  Recursion - Factorial, GCD, Fibonacci Queues: Definition, Array Representation ender the end of the end o	ray Representation on, Infix to postfix Sequence, Towe on, Queue Operas, Priority Queues. Ok 2: Chapter 6:	n of Stacks, Stacks using Dyx conversion, evaluation of r of Hanoi, Ackerman's fur ations, Circular Queues, Ces, A Mazing Problem. M. 6.1 -6.3, 6.5, 6.7-6.10, 6.12, in Memory, Memory allocarching, Insertion, and Decarching, Insertion, and Insertion, an	ynamic postfix nction. Circular fultiple , 6.13	
Module 2 Stacks: Definition, Stack Operations, Arrays, Stack Applications: Polish notation expression.  Recursion - Factorial, GCD, Fibonacci Dueues: Definition, Array Representation equeues using Dynamic arrays, Dequeue tacks and Queues. Programming Example extbook 1: Chapter 3: 3.1 -3.7 Textbook 1: L1, L2, L3  Indule 3  Inked Lists: Definition, Representation arbage Collection. Linked list operation toubly Linked lists. Circular linked lists.	ray Representation on, Infix to postfix Sequence, Towe on, Queue Operas, Priority Queues. Ok 2: Chapter 6:	n of Stacks, Stacks using Dyx conversion, evaluation of r of Hanoi, Ackerman's fur ations, Circular Queues, Ces, A Mazing Problem. M. 6.1 -6.3, 6.5, 6.7-6.10, 6.12, in Memory, Memory allocarching, Insertion, and Decarching, Insertion, and Insertion, an	ynamic postfix nction. Circular fultiple , 6.13	
Module 2 Stacks: Definition, Stack Operations, Arrays, Stack Applications: Polish notation expression.  Recursion - Factorial, GCD, Fibonacci Queues: Definition, Array Representation eucles using Dynamic arrays, Dequeue tacks and Queues. Programming Example extbook 1: Chapter 3: 3.1 -3.7 Textbook BT: L1, L2, L3  Indule 3  Inked Lists: Definition, Representation arbage Collection. Linked list operation oubly Linked lists, Circular linked lists, pplications of Linked lists - Polynom examples	ray Representation on, Infix to postfix Sequence, Towe on, Queue Operas, Priority Queue ob 2: Chapter 6:  n of linked lists as: Traversing, Seand header linked aids, Sparse mat	n of Stacks, Stacks using Dy conversion, evaluation of r of Hanoi, Ackerman's further ations, Circular Queues, Ces, A Mazing Problem. M. 6.1 -6.3, 6.5, 6.7-6.10, 6.12, in Memory, Memory allowers, Insertion, and De arching, Insertion, and Qrix representation. Program	ynamic postfix nction. Circular fultiple , 6.13	
Module 2 Stacks: Definition, Stack Operations, Arrays, Stack Applications: Polish notation expression.  Recursion - Factorial, GCD, Fibonacci Queues: Definition, Array Representation eucles using Dynamic arrays, Dequeue tacks and Queues. Programming Example extbook 1: Chapter 3: 3.1 -3.7 Textbook BT: L1, L2, L3  Indule 3  Inked Lists: Definition, Representation arbage Collection. Linked list operation oubly Linked lists, Circular linked lists, pplications of Linked lists - Polynom examples	ray Representation on, Infix to postfix Sequence, Towe on, Queue Operas, Priority Queue ob 2: Chapter 6:  n of linked lists as: Traversing, Seand header linked aids, Sparse mat	n of Stacks, Stacks using Dy conversion, evaluation of r of Hanoi, Ackerman's further ations, Circular Queues, Ces, A Mazing Problem. M. 6.1 -6.3, 6.5, 6.7-6.10, 6.12, in Memory, Memory allowers, Insertion, and De arching, Insertion, and Qrix representation. Program	ynamic postfix nction. Circular fultiple , 6.13	
Module 2 Stacks: Definition, Stack Operations, Arrays, Stack Applications: Polish notation expression.  Recursion - Factorial, GCD, Fibonacci Queues: Definition, Array Representation equeues using Dynamic arrays, Dequeue tacks and Queues. Programming Example extbook 1: Chapter 3: 3.1 -3.7 Textbook BT: L1, L2, L3  Indule 3  Inked Lists: Definition, Representation earbage Collection. Linked list operation equals arrays in the dists, Circular linked lists, pplications of Linked lists - Polynom examples extbook 1: Chapter 4: 4.1 - 4.6, 4.8, T BT: L1, L2, L3	ray Representation on, Infix to postfix Sequence, Towe on, Queue Operas, Priority Queue ob 2: Chapter 6:  n of linked lists as: Traversing, Seand header linked aids, Sparse mat	n of Stacks, Stacks using Dy conversion, evaluation of r of Hanoi, Ackerman's further ations, Circular Queues, Ces, A Mazing Problem. M. 6.1 -6.3, 6.5, 6.7-6.10, 6.12, in Memory, Memory allowers, Insertion, and De arching, Insertion, and Qrix representation. Program	ynamic postfix nction. Circular fultiple , 6.13	
Module 2 Stacks: Definition, Stack Operations, Arrays, Stack Applications: Polish notation expression.  Recursion - Factorial, GCD, Fibonacci Queues: Definition, Array Representation euces using Dynamic arrays, Dequeue tacks and Queues. Programming Example extbook 1: Chapter 3: 3.1 -3.7 Textbook BT: L1, L2, L3  Indule 3  Inked Lists: Definition, Representation earbage Collection. Linked list operation boubly Linked lists, Circular linked lists, applications of Linked lists - Polynom examples extbook 1: Chapter 4: 4.1 - 4.6, 4.8, The extbook 1: Chapter 4: 4.1 - 4.6, 4.8,	ray Representation on, Infix to postfix Sequence, Tower on, Queue Operations, Priority Queues. Ok 2: Chapter 6:  In of linked lists and header linked lials, Sparse mate Sextbook 2: Chapter 6:	n of Stacks, Stacks using Dyx conversion, evaluation of r of Hanoi, Ackerman's further of the stations, Circular Queues, Ces, A Mazing Problem. M. 6.1 -6.3, 6.5, 6.7-6.10, 6.12, in Memory, Memory allowers, Insertion, and Del lists. Linked Stacks and Qrix representation. Program pter 5: 5.1 – 5.10,	ynamic postfix nction. Circular fultiple , 6.13 cation; letion. ueues. nming	
Module 2 Stacks: Definition, Stack Operations, Arrays, Stack Applications: Polish notation expression.  Recursion - Factorial, GCD, Fibonacci Queues: Definition, Array Representation used using Dynamic arrays, Dequeue tacks and Queues. Programming Example extbook 1: Chapter 3: 3.1 -3.7 Textbook BT: L1, L2, L3  Module 3  Inked Lists: Definition, Representation arrays distributed lists, Circular linked lists, applications of Linked lists - Polynom examples extbook 1: Chapter 4: 4.1 - 4.6, 4.8, The BT: L1, L2, L3  Module 4  Tees: Terminology Binary Teeses Binary Teeses	ray Representation on, Infix to postfix Sequence, Tower on, Queue Operations, Priority Queues. Ok 2: Chapter 6:  In of linked lists and header linked and header linked lists and header linked lists. Sparse matter of the control of linked lists and header linked lists and header linked lists. Sparse matter of linked lists and header linked lists and header linked lists. Sparse matter of linked lists and header linked lists and header linked lists.	n of Stacks, Stacks using Dyx conversion, evaluation of r of Hanoi, Ackerman's further of the stations, Circular Queues, Ces, A Mazing Problem. M. 6.1 -6.3, 6.5, 6.7-6.10, 6.12, in Memory, Memory allow earching, Insertion, and De I lists. Linked Stacks and Qrix representation. Program pter 5: 5.1 – 5.10,	ynamic postfix nction. Circular fultiple , 6.13 cation; letion. ueues. nming	
Module 2 Stacks: Definition, Stack Operations, Arrays, Stack Applications: Polish notation expression.  Recursion - Factorial, GCD, Fibonacci Queues: Definition, Array Representative using Dynamic arrays, Dequeue tacks and Queues. Programming Example extbook 1: Chapter 3: 3.1 -3.7 Textbook BT: L1, L2, L3  Module 3  Minked Lists: Definition, Representation is arbage Collection. Linked list operation outly Linked lists, Circular linked lists, applications of Linked lists – Polynom examples extbook 1: Chapter 4: 4.1 – 4.6, 4.8, The extreme of Ringry Trees, Progresentation of Ringry Trees, Progresson of Ringry Tree	ray Representation on, Infix to postfix Sequence, Towe on, Queue Operas, Priority Queue ob 2: Chapter 6:  n of linked lists as: Traversing, Seand header linked linked lists of Sextbook 2: Chapter 6:  Cextbook 2: Chapter 6:	in Memory, Memory allowearching, Insertion, and Dearching, Insertion, and Dearching, Insertion, and Dearching, Insertion, Programpter 5: 5.1 – 5.10,	ynamic postfix nction. Circular fultiple , 6.13 cation; letion. ueues. nming	10
Module 2 Stacks: Definition, Stack Operations, Arrays, Stack Applications: Polish notation expression.  Recursion - Factorial, GCD, Fibonacci Queues: Definition, Array Representation using Dynamic arrays, Dequeue tacks and Queues. Programming Example extbook 1: Chapter 3: 3.1 -3.7 Textbook BT: L1, L2, L3  Module 3  Jinked Lists: Definition, Representation arrays Collection. Linked list operation with the polynomial state of Linked lists — Polynom examples extbook 1: Chapter 4: 4.1 – 4.6, 4.8, The extreme of Binary Trees, Pepresentation of Binary Trees, Pepresentation of Binary Trees, Binary dditional Binary tree operations.	ray Representation on, Infix to postfix Sequence, Towe on, Queue Operas, Priority Queue ob 2: Chapter 6:  n of linked lists as: Traversing, Seand header linked lials, Sparse mat Sextbook 2: Chapter 6:  Troperties of Bi Tree Traversals	in Memory, Memory allowers, Linked Stacks and Qrix representation. Program pter 5: 5.1 – 5.10,	ynamic postfix nction. Sircular fultiple , 6.13 cation; letion. ueues. nming	
Module 2 Stacks: Definition, Stack Operations, Arrays, Stack Applications: Polish notation expression.  Recursion - Factorial, GCD, Fibonacci Queues: Definition, Array Representation euces using Dynamic arrays, Dequeue tacks and Queues. Programming Example extbook 1: Chapter 3: 3.1 -3.7 Textbook BT: L1, L2, L3  Indule 3  Inked Lists: Definition, Representation earbage Collection. Linked list operation boubly Linked lists, Circular linked lists, applications of Linked lists - Polynom examples extbook 1: Chapter 4: 4.1 - 4.6, 4.8, The extbook 1: Chapter 4: 4.1 - 4.6, 4.8,	ray Representation on, Infix to postfix Sequence, Towe on, Queue Operas, Priority Queue ob 2: Chapter 6:  n of linked lists as: Traversing, Seand header linked lials, Sparse mat Sextbook 2: Chapter 6:  Troperties of Bi Tree Traversals	in Memory, Memory allowers, Linked Stacks and Qrix representation. Program pter 5: 5.1 – 5.10,	ynamic postfix nction. Sircular fultiple , 6.13 cation; letion. ueues. nming	10

Textbook 1: Chapter 5: 5.1 –5.5, 5.7; Textbook 2: Chapter 7: 7.1 – 7.9	
RBT: L1, L2, L3	
Module 5	
Graphs: Definitions, Terminologies, Matrix and Adjacency List Representation Of Graphs,	10
Elementary Graph operations, Traversal methods: Breadth First Search and Depth First	
Search.	1
Sorting and Searching: Insertion Sort, Radix sort, Address Calculation Sort.	
Hashing: Hash Table organizations, Hashing Functions, Static and Dynamic Hashing.	
Files and Their Organization: Data Hierarchy, File Attributes, Text Files and Binary Files,	
Basic File Operations, File Organizations and Indexing	
Textbook 1: Chapter 6: 6.1 -6.2, Chapter 7:7.2, Chapter 8: 8.1-8.3	
Textbook 2: Chapter 8: 8.1 - 8.7, Chapter 9: 9.1-9.3, 9.7, 9.9	
Reference 2: Chapter 16: 16.1 - 16.7	
RBT: L1, L2, L3	
Course Outcomes: The student will be able to:	

## Course Outcomes: The student will be able to:

- Use different types of data structures, operations and algorithms
- · Apply searching and sorting operations on files
- · Use stack, Queue, Lists, Trees and Graphs in problem solving
- Implement all data structures in a high-level language for problem solving.

## **Question Paper Pattern:**

- The question paper will have ten questions.
- Each full Question consisting of 20 marks
- There will be 2 full questions (with a maximum of four sub questions) from each module.
- Each full question will have sub questions covering all the topics under a module.
- The students will have to answer 5 full questions, selecting one full question from each module.

## Textbooks:

- Ellis Horowitz and Sartaj Sahni, Fundamentals of Data Structures in C, 2<sup>nd</sup> Ed, Universities Press, 2014.
- 2. Seymour Lipschutz, Data Structures Schaum's Outlines, Revised 1st Ed, McGraw Hill, 2014.

## Reference Books:

- Gilberg & Forouzan, Data Structures: A Pseudo-code approach with C, 2<sup>nd</sup> Ed, Cengage Learning, 2014.
- 2. Reema Thareja, Data Structures using C, 3<sup>rd</sup> Ed, Oxford press, 2012.
- 3. Jean-Paul Tremblay & Paul G. Sorenson, An Introduction to Data Structures with Applications, 2<sup>nd</sup> Ed, McGraw Hill, 2013
- 4. A M Tenenbaum, Data Structures using C, PHI, 1989
- 5. Robert Kruse, Data Structures and Program Design in C, 2<sup>nd</sup> Ed, PHI, 1996.

Dept. Of Computer Science & Engineering Alva's institute of Engg. & 'Cochaclogy Mijar, MOODBIDRI - 574 225

	G AND DIGITAL from the academic SEMESTER –	year 2018 -2019)	
Course Code	18CS33	CIE Marks	40
Number of Contact Hours/Week	3:0:0	SEE Marks	60
<b>Total Number of Contact Hours</b>	40	Exam Hours	03
	CREDITS -3		
Course Learning Objectives: This con	ırse (18CS33) will e	nable students to:	,
<ul> <li>Explain the use of photoelectro</li> </ul>			A741 onomon IC

- se of photoelectronics devices, 555 timer IC, Regulator ICs and uA741 opamap IC
- Make use of simplifying techniques in the design of combinational circuits.
- Illustrate combinational and sequential digital circuits
- Demonstrate the use of flipflops and apply for registers
- Design and test counters, Analog-to-Digital and Digital-to-Analog conversion techquiues.

Module 1	Contact Hours
Photodiodes, Light Emitting Diodes and Optocouplers, BJT Biasing: Fixed bias, Collector to base Bias, voltage divider bias, Operational Amplifier Application Circuits: Multivibrators using IC-555, Peak Detector, Schmitt trigger, Active Filters, Non-Linear Amplifier, Relaxation Oscillator, Current-to-Voltage and Voltage-to-Current Converter, Regulated Power Supply Parameters, adjustable voltage regulator, D to A and A to D converter.	08
Text Book 1 :Part A:Chapter 2(Section 2.9,2.10,2.11), Chapter 4(Section 4.2,4.3,4.4), Chapter 7 (section (7.2,7.3.1,7.4,7.6 to 7.11), Chapter 8 (section (8.1,8.5), Chapter 9	1 m = 1 1 m 1 m = 1 1 m = 1
RBT: L1, L2	1 1
Module 2	
Karnaugh maps: minimum forms of switching functions, two and three variable Karnaugh maps, four variable karnaugh maps, determination of minimum expressions using essential prime implicants, Quine-McClusky Method: determination of prime implicants, The prime implicant chart, petricks method, simplification of incompletely specified functions, simplification using map-entered variables	08
Text book 1:Part B: Chapter 5 (Sections 5.1 to 5.4) Chapter 6(Sections 6.1 to 6.5)	
RBT: L1, L2 Module 3	
Combinational circuit design and simulation using gates: Review of Combinational circuit design, design of circuits with limited Gate Fan-in ,Gate delays and Timing diagrams, Hazards in combinational Logic, simulation and testing of logic circuits	08
Multiplexers, Decoders and Programmable Logic Devices: Multiplexers, three state buffers, decoders and encoders, Programmable Logic devices, Programmable Logic Arrays, Programmable Array Logic.  Text book 1:Part B: Chapter 8, Chapter 9 (Sections 9.1 to 9.6)  RBT: L1, L2	
Module 4	1
Introduction to VHDI: VHDI description of analysis is	A Comment
combinational circuits, VHDL Models for (	08

Elementary Graph operations, Traversal methods: Breadth First Search and Depth First Search.  Sorting and Searching: Insertion Sort, Radix sort, Address Calculation Sort.  Hashing: Hash Table organizations, Hashing Functions, Static and Dynamic Hashing.  Files and Their Organization: Data Hierarchy, File Attributes, Text Files and Binary Files, Basic File Operations, File Organizations and Indexing	
Elementary Graph operations, Traversal methods: Breadth First Search and Depth First Search.  Sorting and Searching: Insertion Sort, Radix sort, Address Calculation Sort.  Hashing: Hash Table organizations, Hashing Functions, Static and Dynamic Hashing.  Files and Their Organization: Data Hierarchy, File Attributes, Text Files and Binary Files, Basic File Operations, File Organizations and Indexing	
Textbook 1: Chapter 6: 6.1 –6.2, Chapter 7:7.2, Chapter 8: 8.1-8.3 Textbook 2: Chapter 8: 8.1 – 8.7, Chapter 9: 9.1-9.3, 9.7, 9.9 Reference 2: Chapter 16: 16.1 - 16.7 RBT: L1, L2, L3	10

## Course Outcomes: The student will be able to:

- Use different types of data structures, operations and algorithms
- Apply searching and sorting operations on files
- Use stack, Queue, Lists, Trees and Graphs in problem solving
- Implement all data structures in a high-level language for problem solving.

## **Question Paper Pattern:**

- The question paper will have ten questions.
- Each full Question consisting of 20 marks
- There will be 2 full questions (with a maximum of four sub questions) from each module.
- Each full question will have sub questions covering all the topics under a module.
- The students will have to answer 5 full questions, selecting one full question from each module.

## Textbooks:

- Ellis Horowitz and Sartaj Sahni, Fundamentals of Data Structures in C, 2<sup>nd</sup> Ed, Universities Press, 2014.
- 2. Seymour Lipschutz, Data Structures Schaum's Outlines, Revised 1st Ed, McGraw Hill, 2014.

## **Reference Books:**

- Gilberg & Forouzan, Data Structures: A Pseudo-code approach with C, 2<sup>nd</sup> Ed, Cengage Learning, 2014.
- 2. Reema Thareja, Data Structures using C, 3<sup>rd</sup> Ed, Oxford press, 2012.
- Jean-Paul Tremblay & Paul G. Sorenson, An Introduction to Data Structures with Applications, 2<sup>nd</sup> Ed, McGraw Hill, 2013
- 4. A M Tenenbaum, Data Structures using C, PHI, 1989
- 5. Robert Kruse, Data Structures and Program Design in C, 2nd Ed, PHI, 1996.

Dept. Of Computer Science & Engineering
Aiva's Institute of Engg. & Technology
Mijar, MOODBIDRI - 574 225

COM	PUTER ORGANIZ	ZATION	
(Effective fr	om the academic ye	ear 2018 -2019)	
Course Code	SEMESTER - III	1	
	18CS34	CIE Marks	40
Number of Contact Hours/Week	3:0:0	SEE Marks	60
<b>Total Number of Contact Hours</b>	40	Exam Hours	03
Course Learning Objectives: This course  • Explain the basic sub systems of a	CREDITS -3	120013	1 03
<ul> <li>Explain the basic sub systems of a</li> <li>Illustrate the concept of programs a</li> <li>Demonstrate different ways of com</li> <li>Describe memory hierarchy and co</li> <li>Describe arithmetic and logical ope</li> <li>Illustrate organization of a simple p</li> </ul>	nmunicating with I/O	nne instructions.  devices and standard I/O	interfaces. s. ting systems.
asic Structure of Computers, D			Contact
perations, Instructions and Programs: perations, Instructions and Instruction anguage, Basic Input and Output Operation structions, Encoding of Machine Instruction ext book 1: Chapter1 – 1.3, 1.4, 1.6 (1.6.1 BT: L1, L2, L3	Memory Location Sequencing, Add ons, Stacks and Que	and Addresses, Memoressing Modes, Assembles, Subroutines Addition	nt.
odule 2 put/Output Organization: A anni No			
put/Output Organization: Accessing I/O emory Access, Buses, Interface Circuits, B.	Devices, Interrupts -	- Interrupt Hardware	et 08

Memory Access, Buses, Interface Circuits, Standard I/O Interfaces - PCI Bus, SCSI Bus, Text book 1: Chapter4 - 4.1, 4.2, 4.4, 4.5, 4.6, 4.7 RBT: L1, L2, L3 Module 3 Memory System: Basic Concepts, Semiconductor RAM Memories, Read Only Memories, Speed, Size, and Cost, Cache Memories - Mapping Functions, Replacement Algorithms, Text book 1: Chapter5 - 5.1 to 5.4, 5.5 (5.5.1, 5.5.2), 5.6 RBT: L1, L2, L3 Module 4 Arithmetic: Numbers, Arithmetic Operations and Characters, Addition and Subtraction of Signed Numbers, Design of Fast Adders, Multiplication of Positive Numbers, Signed 08 Operand Multiplication, Fast Multiplication, Integer Division. Text book 1: Chapter 2-2.1, Chapter 6 - 6.1 to 6.6 RBT: L1, L2, L3 Module 5 Basic Processing Unit: Some Fundamental Concepts, Execution of a Complete Instruction, Multiple Bus Organization, Hard-wired Control, Micro programmed Control. Pipelining: Basic concepts of pipelining, 08

Text book 1: Chapter 7, Chapter 8 - 8.1

Course Outcomes: The student will be able to:

Explain the basic organization of a computer system.

RBT: L1, L2, L3

multiplexers, VHDL Modules.	
Latches and Flip-Flops: Set Reset Latch, Gated Latches, Edge-Triggered D Flip Flop 3,SR Flip Flop, J K Flip Flop, T Flip Flop, Flip Flop with additional inputs, Asynchronous Text book 1:Part B: Chapter 10(Sections 10.1 to 10.3),Chapter 11 (Sections 11.1 to 11.9)  Module 5	
Registers and Counters: Registers and Register Transfers, Parallel Adder with accumulator, shift registers, design of Binary counters, counters for other sequences, counter design using SR and J K Flip Flops, sequential parity checker, state tables and graphs  Text book 1:Part B: Chapter 12(Sections 12.1 to 12.5), Chapter 13(Sections 13.1,13.3	08
Course Outcomes: The student will be able to:	

- Design and analyze application of analog circuits using photo devices, timer IC, power supply and regulator IC and op-amp.
- Explain the basic principles of A/D and D/A conversion circuits and develop the same.
- Simplify digital circuits using Karnaugh Map, and Quine-McClusky Methods
- Explain Gates and flip flops and make us in designing different data processing circuits, registers and counters and compare the types.
- Develop simple HDL programs

## **Question Paper Pattern:**

- The question paper will have ten questions.
- Each full Question consisting of 20 marks
- There will be 2 full questions (with a maximum of four sub questions) from each module.
- Each full question will have sub questions covering all the topics under a module.
- The students will have to answer 5 full questions, selecting one full question from each module.

### Textbooks:

1. Charles H Roth and Larry L Kinney, Analog and Digital Electronics, Cengage Learning, 2019 Reference Books:

- 1. Anil K Maini, Varsha Agarwal, Electronic Devices and Circuits, Wiley, 2012.
- 2. Donald P Leach, Albert Paul Malvino & Goutam Saha, Digital Principles and Applications, 8th
- 3. M. Morris Mani, Digital Design, 4th Edition, Pearson Prentice Hall, 2008.
- David A. Bell, Electronic Devices and Circuits, 5th Edition, Oxford University Press, 2008

Dept. Of Computer Science & Engineering Alva's Institute of Engg. & Technology Mijar, MOODBIDRI - 574 225

from the academic	year 2018 -2019)	
		140
		40
	SEE Marks	60
40	Exam Hours	03
	from the academic	3:0:0 SEE Marks

Course Learning Objectives: This course (18CS35) will enable students to:

- Outline software engineering principles and activities involved in building large software programs. Identify ethical and professional issues and explain why they are of concern to software engineers.
- Explain the fundamentals of object oriented concepts
- Describe the process of requirements gathering, requirements classification, requirements specification and requirements validation. Differentiate system models, use UML diagrams and apply design patterns.
- Discuss the distinctions between validation testing and defect testing.
- Recognize the importance of software maintenance and describe the intricacies involved in software evolution. Apply estimation techniques, schedule project activities and compute pricing.
- Identify software quality parameters and quantify software using measurements and metrics. List software quality standards and outline the practices involved

Module 1	
Winding 1	Contact
Introduction: Software Crisis, Need for Software Engineering. Professional Software	Hours
Development, Software Engineering Ethics. Case Studies.	08
Software Processes: Models: Waterfall Model (Sec 2.1.1), Incremental Model (Sec 2.1.2)	
and Spiral Wodel (Sec 2.1.3). Process activities	
Requirements Engineering: Requirements Engineering Processes (Chap 4) Requirements	
Elicitation and Analysis (Sec 4.5), Functional and non-functional requirements (Sec 4.1). The	
software Requirements Document (Sec 4.2). Requirements Specification (Sec 4.3).	
Requirements validation (Sec 4.6). Requirements Management (Sec 4.7).	
RBT: L1, L2, L3	- 7
Module 2	
What is Object orientation? What is OO development? OO Themes; Evidence for usefulness	08
of OO development; OO modelling history. Modelling as Design technique: Modelling.	08
abstraction; The Three models. Introduction, Modelling Concepts and Class Modelling.	
What is Object orientation? What is OO development? OO Themes; Evidence for usefulness	
of OO development; OO modelling history. Modelling as Design technique: Modelling;	
abstraction; The Three models. Class Modelling: Object and Class Concept; Link and	1
associations concepts; Generalization and Inheritance; A sample class model; Navigation of	
class models;	
Textbook 2: Ch 1,2,3.	
RBT: L1, L2 L3	
Module 3	
System Models: Context models (Sec 5.1). Interaction models (Sec 5.2). Structural models	08
(Sec 5.3). Behavioral models (Sec 5.4). Model-driven engineering (Sec 5.5).	08
Design and Implementation: Introduction to RUP (Sec 2.4), Design Principles (Chap 7).	
Object-oriented design using the UML (Sec 7.1). Design patterns (Sec 7.2). Implementation	
issues (Sec 7.3). Open source development (Sec 7.4).	
RBT: L1, L2, L3	100
	1

- Demonstrate functioning of different sub systems, such as processor, Input/output, and memory.
- Illustrate hardwired control and micro programmed control, pipelining, embedded and other
- Design and analyse simple arithmetic and logical units.

## **Question Paper Pattern:**

- The question paper will have ten questions.
- Each full Question consisting of 20 marks
- There will be 2 full questions (with a maximum of four sub questions) from each module.
- Each full question will have sub questions covering all the topics under a module.
- The students will have to answer 5 full questions, selecting one full question from each module.

## Textbooks:

1. Carl Hamacher, Zvonko Vranesic, Safwat Zaky, Computer Organization, 5th Edition, Tata McGraw Hill, 2002. (Listed topics only from Chapters 1, 2, 4, 5, 6, 7, 8, 9 and 12) Reference Books:

William Stallings: Computer Organization & Architecture, 9th Edition, Pearson, 2015.

Dept. Of Computer Science & Engineering Alva's Institute of Engry & Technology

Mijar, MOODEIDRI - 574 225

DISCRETE	MATHEMATIC	AL STRUCTURES	College Street College Street	
(Ellective)	SEMESTER -	c year 2018 -2019)		
Course Code	18CS36	CIE Marks	140	
Number of Contact Hours/Week	3:0:0	SEE Marks	40	to favor military cons
<b>Total Number of Contact Hours</b>	40	Exam Hours	60	
	CREDITS -	3	03	that standard year
Course Learning Objectives: This cou	rse (18CS36) will of	enable students to:		
Provide theoretical foundations     Illustrate applications of discrete.	of computer science	e to perceive ather		_
Illustrate applications of discrete     Describe different mathematical	structures: logic	relations functions and the	the progr	ramme
<ul> <li>Describe different mathematical</li> </ul>	proof techniques	relations, functions, set theory	and cour	nting.
Illustrate the importance of grap	h theory in comput	ar ania		
Module 1	i dicory in comput	er science		
			1	ontac
Fundamentals of Logic: Basic Conne	ctives and Truth	Pobles I	H	ours
RI	Hes Of Interance L	and a market CT	The 08	3
Use of Quantifiers, Quantifiers, Definition	ons and the Proofs	of Theorems	The	
Text book 1: Chapter2	ms and the ribots t	of Theorems.		
RBT: L1, L2, L3				
Module 2				
Properties of the Integers: The Well Or	dering Principle	Mathamatical Table		
Fundamental Principles of Counting	The Rules of	Sum and Braduat B	08	,
Combinations – The Binomial Theorem,	Combinations with	Penatition	ons,	
Text book 1: Chapter4 - 4.1, Chapter	1	Repetition.		
RBT: L1, L2, L3	- 			
Module 3				
Relations and Functions: Cartesian Pro	ducts and Relation	s. Functions - Plain and One	e-to- 08	
one, Onto Functions. The Pigeon-ho	le Principle, Fund	ction Composition and Inv	erse	
unctions.				
Relations: Properties of Relations, Comp	outer Recognition -	Zero-One Matrices and Dire	cted	
raphs, Partial Orders – Hasse Diagrams	i, Equivalence Rela	tions and Partitions.	cied	
ext book 1: Chapter5, Chapter7 - 7.	1 to 7.4			
RBT: L1, L2, L3				
Module 4				-
The Principle of Inclusion and Exclusion	ision: The Princip	ole of Inclusion and Exclus	ion. 08	
beneralizations of the Principle, Deran	gements - Nothir	ng is in its Right Place R	ook ook	
orynomiais.				
Recurrence Relations: First Order Line	. D D .			
	ar Recurrence Rel	ation, The Second Order Lir	near	
iomogeneous Recurrence Relation with (	Constant Coefficier	nts.	near	
Text book 1: Chapter8 – 8.1 to 8.4, Cha	Constant Coefficier	nts.	near	
Sext book 1: Chapter8 – 8.1 to 8.4, Cha RBT: L1, L2, L3	Constant Coefficier	nts.	near	
Text book 1: Chapter8 – 8.1 to 8.4, Cha RBT: L1, L2, L3 Module 5	Constant Coefficient pter10 – 10.1, 10.2	nts.		
Text book 1: Chapter8 – 8.1 to 8.4, Cha RBT: L1, L2, L3 Module 5 Introduction to Graph Theory: Definiti	Constant Coefficient pter10 – 10.1, 10.2	nts.		
Text book 1: Chapter8 – 8.1 to 8.4, Chapter8	Constant Coefficient pter 10 – 10.1, 10.2 ons and Examples,	nts.  2  Sub graphs, Complements, a	and 08	
Text book 1: Chapter8 – 8.1 to 8.4, Chapter8	Constant Coefficient pter 10 – 10.1, 10.2 ons and Examples,	nts.  2  Sub graphs, Complements, a	and 08	
Text book 1: Chapter8 – 8.1 to 8.4, Chapter8	constant Coefficient pter 10 – 10.1, 10.2 ons and Examples, apples, Routed Tree	Sub graphs, Complements, as, Trees and Sorting, Weigh	and 08	
Text book 1: Chapter8 – 8.1 to 8.4, Chack BT: L1, L2, L3  Module 5  Introduction to Graph Theory: Definitional Isomorphism,  Trees: Definitions, Properties, and Examples and Prefix Codes  Text book 1: Chapter 11 – 11.1 to 11.2	constant Coefficient pter 10 – 10.1, 10.2 ons and Examples, apples, Routed Tree	Sub graphs, Complements, as, Trees and Sorting, Weigh	and 08	
Text book 1: Chapter8 – 8.1 to 8.4, Chapter8	constant Coefficient pter 10 – 10.1, 10.2 ons and Examples, aples, Routed Tree Chapter 12 – 12.1 to	Sub graphs, Complements, as, Trees and Sorting, Weigh	and 08	

Use propositional and predicate logic in knowledge representation and truth verification.

Module 4	
Software Testing: Development testing (Sec 8.1), Test-driven development (Sec 8.2), Release testing (Sec 8.3), User testing (Sec 8.4). Test Automation (Page no 212). Software Evolution: Evolution processes (Sec 9.1). Program evolution dynamics (Sec 9.2). Software maintenance (Sec 9.3). Legacy system management (Sec 9.4). RBT: L1, L2, L3	1
Module 5	
Project Planning: Software pricing (Sec 23.1). Plan-driven development (Sec 23.2). Project scheduling (Sec 23.3): Estimation techniques (Sec 23.5). Quality management: Software quality (Sec 24.1). Reviews and inspections (Sec 24.3). Software measurement and metrics (Sec 24.4). Software standards (Sec 24.2)  RBT: L1, L2, L3	08
Course Outcomes: The student will be able to:	

- Design a software system, component, or process to meet desired needs within realistic constraints.
- Assess professional and ethical responsibility
- Function on multi-disciplinary teams
- Use the techniques, skills, and modern engineering tools necessary for engineering practice
- Analyze, design, implement, verify, validate, implement, apply, and maintain software systems or parts of software systems

## **Question Paper Pattern:**

- The question paper will have ten questions.
- Each full Question consisting of 20 marks
- There will be 2 full questions (with a maximum of four sub questions) from each module.
- Each full question will have sub questions covering all the topics under a module.
- The students will have to answer 5 full questions, selecting one full question from each module.

## Textbooks:

- 1. Ian Sommerville: Software Engineering, 9th Edition, Pearson Education, 2012. (Listed topics only from Chapters 1,2,3,4, 5, 7, 8, 9, 23, and 24)
- 2. Michael Blaha, James Rumbaugh: Object Oriented Modelling and Design with UML,2<sup>nd</sup> Edition, Pearson Education, 2005.

## **Reference Books:**

- 1. Roger S. Pressman: Software Engineering-A Practitioners approach, 7th Edition, Tata McGraw
- Pankaj Jalote: An Integrated Approach to Software Engineering, Wiley India

Dept. Of Computer Science & Engineering Alva's Institute of Engg & Technology Mijar, MOODBIDRI - 574 225

(Effect)	AL ELECTRO	ONICS LABORATOR	
(Effective from	the academic v	ONICS LABORATOR ear 2018 -2019)	Y
Course Code S	EMESTER - II	(1 2018 - 2019)	
Number of Contact II	18CSL37		
Total Number of Lab Contact Hours	0:2:2	CIE Marks	40
of Eab Contact Hours	36	SEE Marks	60
Course Learning Objecti	Credita	Exam Hours	03
Course Learning Objectives: This course (1) This laboratory course enable students to get personal evaluation/testing of	8CSL37) will an	all	
evaluation/testing of	ractical experien	able students to:	
This laboratory course enable students to get p evaluation/testing of  Analog components and circuits:	- experien	ice in design, assembly	and
Combinational logic circuits.  Flip Flore  Flip Flore  Flip Flore  The state of the state o	ding Operational	A 1' @	
<ul> <li>Analog components and circuits included</li> <li>Combinational logic circuits.</li> <li>Flip - Flops and their community</li> </ul>	8 - Perational	Amplifier, Timer, etc.	
Flip - Flops and their operations     Counters and manifest operations			
Synchronous and Asynchronous sequer     A/D and D/A converters	itial circuita		
<ul> <li>A/D and D/A converters</li> <li>Descriptions (if any):</li> </ul>	ar circuits.		
• Simulation			
• For Port A packages preferred: Multisir	n 14 1 1 1		
<ul> <li>Simulation packages preferred: Multisir</li> <li>For Part A (Analog Electronic Circuits Graph sheet and label trace.</li> <li>Continuous evaluation by the faculty metals.</li> </ul>	ii, Modelsim, PS	pice or any other releva	int
• Continued and label trace.	students must	trace the wave form	uit.
Continuous evaluation by the faculty			in Tracing shee
DOIN hardware : 1	USL De carried L		
<ul> <li>Continuous evaluation by the faculty method both hardware implementation and simulated.</li> <li>A batch not exceeding 4 must be formed student must execute the program.</li> </ul>	ation (if any) for	the given circuit	ce of a student
student must execute the program	for conducting th	he experiment For -:	•
aboratory Programs:		1 Ment. Por simi	ulation individua
<ol> <li>Design an astable multivibrator cirui using NE 555 timer IC. Simulate the second Using ua 741 Opamp, design a 1 kg</li> </ol>	g Electronic Ci	rcuits)	
I Using NE 555 1:	101 Inree caces	of 1	707
Using ua 741 Opamp, design a 1 1	same for any one	duty cycle	50% and >50%
Simulate the	JIZ Kelayation	0- '11	
Using ua 741 opamap, design a wi		di 50% C	luty cycle. And
simulate the same.	ndow comparate	for any given LITE	
3. Using ua 741 opamap, design a wi simulate the same.  PART B (Digital	Total .	- 3 B. (cit OTF	and LTP. And
PART B (Digital  Design and implement Half adder En	Electronic Circ	cuits)	
gates And imple			
Buco. And implement the same in UDI	n Adder, Half S	ubtractor, Full Subtract	
Given a 4-variable logic expression	Adder, Half S	subtractor, Full Subtrac	tor using basic
PART B (Digital Design and implement Half adder, Fu gates. And implement the same in HDL Given a 4-variable logic expression, si simplified logic expression using 8-1	IIIIIII II licina	0	
Simplified logic -	IIIIIII II licina	0	
Realize a J-K Master / Slave Flip-Flo	ultiplexer IC. And using which was not been supported by the support of the suppo	appropriate technique and implement the same	and realize the
Realize a J-K Master / Slave Flip-Flo	ultiplexer IC. And using which was not been supported by the support of the suppo	appropriate technique and implement the same	and realize the
Realize a J-K Master / Slave Flip-Floimplement the same in HDL.  Design and implement code converter I	ultiplexer IC. And using NAND	appropriate technique and implement the same gates and verify its true	and realize the in HDL. Ith table. And
Realize a J-K Master / Slave Flip-Floimplement the same in HDL.  Design and implement code converter I	ultiplexer IC. And using NAND	appropriate technique and implement the same gates and verify its true	and realize the in HDL. Ith table. And
Realize a J-K Master / Slave Flip-Flogimplement the same in HDL.  Design and implement code converter I gates.  Design and implement a mod-n (n<8) s demonstrate its mod-n (n<8) s	ultiplexer IC. And using NAND using NAND  Binary to Gray	appropriate technique and implement the same gates and verify its true (II) Gray to Binary Cook	and realize the in HDL.  Ith table. And de using basic
Realize a J-K Master / Slave Flip-Floimplement the same in HDL.  Design and implement code converter I gates.  Design and implement a mod-n (n<8) s demonstrate its working.	ultiplexer IC. And using NAND busing NAND Desired NAND De	appropriate technique and implement the same gates and verify its true.  (II) Gray to Binary Counter using J-K Flip-	and realize the in HDL.  Ith table. And de using basic
Realize a J-K Master / Slave Flip-Floimplement the same in HDL.  Design and implement code converter I gates.  Design and implement a mod-n (n<8) s demonstrate its working.  Design and implement an asynchronous	ultiplexer IC. And using NAND  Binary to Gray  ynchronous up of	appropriate technique and implement the same gates and verify its true.  (II) Gray to Binary Counter using J-K Flip-	and realize the in HDL.  Ith table. And de using basic
Realize a J-K Master / Slave Flip-Floimplement the same in HDL.  Design and implement code converter I gates.  Design and implement a mod-n (n<8) s demonstrate its working.  Design and implement an asynchronous to n (n<=9) and demonstrate on 7-segmentatory Outcomes: The	ultiplexer IC. And using NAND  Binary to Gray  ynchronous up of counter using deat display (using the largest part)	appropriate technique and implement the same gates and verify its true.  (II) Gray to Binary Counter using J-K Flipecade counter IC to counter to counter IC	and realize the in HDL.  Ith table. And de using basic
Realize a J-K Master / Slave Flip-Floi implement the same in HDL.  Design and implement code converter I gates.  Design and implement a mod-n (n<8) s demonstrate its working.  Design and implement an asynchronous to n (n<=9) and demonstrate on 7-segmentatory Outcomes: The student should be able to Use appropriate design and implement should be able to the student	ultiplexer IC. And using NAND  Binary to Gray  ynchronous up of counter using dept display (using to its displ	appropriate technique and implement the same gates and verify its true.  (II) Gray to Binary Coccounter using J-K Flipecade counter IC to could IC-7447)	and realize the in HDL.  Ith table. And de using basic
Realize a J-K Master / Slave Flip-Floimplement the same in HDL.  Design and implement code converter I gates.  Design and implement a mod-n (n<8) sidemonstrate its working.  Design and implement an asynchronous to n (n<=9) and demonstrate on 7-segment atory Outcomes: The student should be able to Examine and variety to the student should be selected.	pultiplexer IC. And using NAND  Binary to Gray  ynchronous up of the display (using the circular	appropriate technique and implement the same gates and verify its true.  (II) Gray to Binary Counter using J-K Flipecade counter IC to could IC-7447)	and realize the in HDL.  Ith table. And de using basic  Flop ICs and ant up from 0
Realize a J-K Master / Slave Flip-Floimplement the same in HDL.  Design and implement code converter I gates.  Design and implement a mod-n (n<8) sidemonstrate its working.  Design and implement an asynchronous to n (n<=9) and demonstrate on 7-segment atory Outcomes: The student should be able to Examine and variety to the student should be selected.	pultiplexer IC. And using NAND  Binary to Gray  ynchronous up of the display (using the circular	appropriate technique and implement the same gates and verify its true.  (II) Gray to Binary Counter using J-K Flipecade counter IC to could IC-7447)	and realize the in HDL.  Ith table. And de using basic  Flop ICs and ant up from 0
Realize a J-K Master / Slave Flip-Floimplement the same in HDL.  Design and implement code converter I gates.  Design and implement a mod-n (n<8) s demonstrate its working.  Design and implement an asynchronous to n (n<=9) and demonstrate on 7-segmentatory Outcomes: The	pultiplexer IC. And using NAND  Binary to Gray  ynchronous up of the display (using the circular	appropriate technique and implement the same gates and verify its true.  (II) Gray to Binary Counter using J-K Flipecade counter IC to could IC-7447)	and realize the in HDL.  Ith table. And de using basic  Flop ICs and ant up from 0

for the given the appropriate inputs.

Compile a laboratory journal which includes; aim, tool/instruments/software/components used, design equations used and designs, schematics, program listing, procedure followed, relevant theory, results as graphs and tables, interpreting and concluding the findings.

## **Conduct of Practical Examination:**

Experiment distribution

- For laboratories having only one part: Students are allowed to pick one experiment from the lot with equal opportunity.
- For laboratories having PART A and PART B: Students are allowed to pick one experiment from PART A and one experiment from PART B, with equal opportunity.
- Change of experiment is allowed only once and marks allotted for procedure to be made zero of the changed part only.

Marks Distribution (Courseed to change in accoradance with university regulations)

a) For laboratories having only one part – Procedure + Execution + Viva-Voce: 15+70+15 = 100 Marks

For laboratories having PART A and PART B

i. Part A – Procedure + Execution + Viva = 6 + 28 + 6 = 40 Marks

ii. Part B – Procedure + Execution + Viva = 9 + 42 + 9 = 60 Marks

Dept. Of Computer Co

Alva's Institute of En.

Mijar, MOODBIDKI - 5/4 225

	Effection 6	TRUCTURES LA	BORATORV	
-		on the academic t	/Ann 2010	
Cor		DALLIN - I	11	
Nun	nber of Contact Hours/Week	18CSL38	CIE Marks	
Tota	al Number of Lab Contact Hours	0:2:2	SEE Marks	40
		36		60
Cour	rse Learning Objectives: This course	Credits - 2		03
This	rse Learning Objectives: This course laboratory course enable students to g	(18CSL38) will en	able students to:	
and e	- Laddolytesting of	The cybellel	ice in design develop :	
•	Asymptotic porfe		Bu, develop, 1	mpiement, analy
•	Linear data etmini	mis.		
•	Linear data structures and their app Non-Linear data structures and their Sorting and searching all	nications such as sta	acks, queues and lists	
Dane	Non-Linear data structures and their app Sorting and searching algorithms	applications such a	as trees and graphs	
Descri	ptions (if any):		0h119	
Onc -	Implement all the programs in 'C'	21.12.12		
	ams List:	++ Programming	Language and Linux / 11	Vind.
1.	Implement all the programs in 'C/C  Ims List:  Design, Develop and Impleme operations.  a. Creating an array of N Ir	nt .	C IIIuX / V	rindows as OS.
	operations.	nt a menu driven	Program in C for the	fall
	<ul><li>a. Creating an array of N Ir</li><li>b. Display of array Flament</li></ul>	Maga- FI	o for the	following arra
	D. Display of amount	reger Elements		
	c. Inserting an Element (FI	EM) at a -:	dings	
	c. Inserting an Element (EL d. Deleting an Element at a e. Exit.	given valid Design	id Position (POS)	
	e. Exit.	Biven valid Position	(POS)	
2.	Support the program with function Design, Develop and Implement a	is for each of the ab		
	a Pand Implement a	Program in C for the	ove operations.	
				on Strings
	a. Read a main String (STR) b. Perform Pattern Matching STR with REP if PAT	Operation: Find a	nd Parls	g (REP)
	evict in COD	sts in STR. Report	windly occurred	ices of PAT in
	Support the program with function functions.  Design, Develop and Implement and	-	endore messages in case	PAT does not
	Inctions	us for each of the	aL.	
3.	Design, Develop and Implement and STACK of Integers (Array Implement a. Push an Element on to Stack		operations. Dor	t use Built-in
	STACK of Integers (Array Implement and Push an Element on to Stack	nenu driven Progran	n in C for the following	
	a. Push an Element on to Stack	ntation of Stack wit	h maximum size MAY	operations on
	b. Pop an Flement for	•	max)	
- 1	o. Delliolistrate how Coal.	he used to -1		
	d. Demonstrate Overflow and U e. Display the status of Stack	Inderflow simes	lindrome	TEN STATE
	e. Display the status of Stack	situations	on Stack	
	support the program with appropriate	functions for and		
	Support the program with appropriate	ons for each (	of the above operations	
- 11	Expression Pro	gram in C for conv	2-4:	
6	expressions with the	ort for both para	erting an Infix Expression	on to Postfix
	operands 1 moto. 7, 2,	1, 1, % (Remain	don't a me nee pa	trenthesized
Ι	Jesign, Develop and I		( and al	pnanumeric l
	Design, Develop and Implement a Prog a. Evaluation of Suffix expression	gram in C for the fol	louing Co.	
	<ul> <li>a. Evaluation of Suffix expression</li> <li>b. Solving Tower of Hanoi proble</li> </ul>	with single digit of	neranda Stack Application	ons
	b. Solving Tower of Hanoi proble	- Bit ()	Peralling and annual	

1	6. Design, Develop and Implement a menu driven Program in C for the following operations on Circular QUEUE of Characters (Array Implementation of Queue with maximum and Insert an Element on to Circular Victorian Company of Circular Victorian Comp
1	Circular QUEUE of Characters (Array Implementation of Queue with maximum size MAX)  a. Insert an Element on to Circular QUEUE  b. Delete an Element from Circular QUEUE
1	a. Insert an Element on to Circuit an elementation of Queue with maximum operations on
	b. Delete an Element from Circular QUEUE
1	c. Demonstrate Overflow
1	d. Display the status of Circular QUEUE  e. Exit
1	e. Exit
	Support the program with
7	Design, Develop and L Design, Develop and L
1	Support the program with appropriate functions for each of the above operations  Design, Develop and Implement a menu driven Program in C for the following operations on PhNo  a. Create a SLL of N Students Description:  Support the program with appropriate functions for each of the above operations  Singly Linked List (SLL) of Student Data with the fields: USN, Name, Programme, Sem,  a. Create a SLL of N Students Description.
	PhNo Student Data with the fields: USA at the following operations on
1	a. Create a St. I
- 1	a. Create a SLL of N Students Data by using front insertion.  b. Display the status of SLL and count the purch.
	b. Display the status of SLL and count the number of nodes in it  d. Perform Insertion / Deletion at End of SLL
	c. Perform Insertion / Deletion at End of SLL  d. Perform Insertion / Deletion at End of SLL
	e Frit
8.	d. Perform Insertion / Deletion at End of SLL  e. Exit  Design Develop and Kenneth of SLL(Demonstration of stack)
	Design, Develop and Implement a menu driven Program in C for the following operations on Sal, PhNo
	Doubly Linked List (DLL) of Employee Data with the fields: SSN, Name, Dept, Designation,  a. Create a DLL of N Employees Data
1	Sal, PhNo
	a. Create a DLL of N Employees Detail
1	<ul> <li>a. Create a DLL of N Employees Data by using end insertion.</li> <li>b. Display the status of DLL and count the number of nodes in it</li> <li>c. Perform Insertion and Deletion at End of DLL.</li> </ul>
	C. Perform Insertion and D
	d. Perform Insertion and Date:
	e. Demonstrate how this DLL
	e. Demonstrate how this DLL can be used as Double Ended Queue.  Design Devices Devices and Deletion at Front of DLL  f. Exit
9.	Design, Develop and Imple
1	Circular Linked List (SCLL) with header nodes  a. Represent and First
1	a. Represent and Evaluate a Polynomial $P(x,y,z) = 6x^2y^2z-4yz^5+3x^3yz+2xy^5z-2xyz^3$ b. Find the sum of two polynomials $P(x,y,z) = 6x^2y^2z-4yz^5+3x^3yz+2xy^5z-2xyz^3$
	b. Find the sum of two polynomials $P(x,y,z) = 6x^2y^2z-4yz^5+3x^3yz+2xy^5z-2xyz^3$ result in $POLYSUM(x,y,z)$ and $POLY2(x,y,z)$ and store the
1	result in POLYSUM(x v.c) result in POLYSUM(x v.c)
	Support the program with appropriate 6
10.	Support the program with appropriate functions for each of the above operations  Design, Develop and Implement a menu driven Program in C for the following operations on  a. Create a BST of N Issue.
- 4	Binary Search Tree (PST) - C. T. Binary Search Tree (PST) - C.
	a. Create a BST of N Integers: 6, 9, 5, 2, 8, 15, 24, 14, 7, 8, 5, 2  b. Traverse the BST in Inorder, Preorder and Page 19, 19, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20
	b. Traverse the DOT: Integers: 6, 9, 5, 2, 8, 15, 24, 14, 7, 8, 5, 2
	b. Traverse the BST in Inorder, Preorder and Post Order  c. Search the BST for a given element (VEV)
	d Fyit
11.	c. Search the BST for a given element (KEY) and report the appropriate message  Design, Develop and Implement a Program in C for the following operations on Graph(G)  a. Create a Graph of North and Company of Cities
1	of Cities of Cities
1	3. Cross on Graph(G)
	a. Create a Graph of N cities using Adjacency Matrix.  b. Print all the nodes reachable from
	b. Print all the nodes reachable from a given starting node in a digraph using DFS/BFS  Given a File of N employee reachable from a given starting node in a digraph using DFS/BFS
12.	Given File Starting node in a digraph using DES/BES
, 2.	Given a File of N employee records with a set K of Keys (4-digit) which uniquely determine memory locations with L as the
1 1	the records in file F. Assume that file F is maintained in memory by a Hash Table (HT) of m keys in K and addresses in L. as the set of memory addresses (2-digit) of locations in the contraction of the c
	memory locations with L as the set of memory addresses (2-digit) which uniquely determine memory locations with L as the set of memory addresses (2-digit) of locations in HT. Let the function H: K $\rightarrow$ L as H(K) K
1	keys in K and addresses in L are Integers. Design and develop a Program in C that uses Hash technique to map a given key $K$ .
1 1	runction H: K $\rightarrow$ L as H(K)=K mod = 1.
1 1	function H: $K \to L$ as $H(K)=K$ mod m (remainder method), and implement hashing linear probing.
	technique to map a given key K to the address space L. Resolve the collision (if any) using  Outcomes: The student should be at the student should
Laboratory	Outcomes: The student should be able to:
	should be able to:

- Analyze and Compare various linear and non-linear data structures
- Code, debug and demonstrate the working nature of different types of data structures and their
- Implement, analyze and evaluate the searching and sorting algorithms
- Choose the appropriate data structure for solving real world problems Conduct of Practical Examination:

- Experiment distribution
  - For laboratories having only one part: Students are allowed to pick one experiment from
  - For laboratories having PART A and PART B: Students are allowed to pick one
- experiment from PART A and one experiment from PART B, with equal opportunity. Change of experiment is allowed only once and marks allotted for procedure to be made zero of
- Marks Distribution (Courseed to change in accoradance with university regulations)
  - c) For laboratories having only one part Procedure + Execution + Viva-Voce: 15+70+15 = d) For laboratories having PART A and PART B
  - - i. Part A Procedure + Execution + Viva = 6 + 28 + 6 = 40 Marks
    - ii. Part B Procedure + Execution + Viva = 9 + 42 + 9 = 60 Marks

Dept. Of Computer Science & Engineering Alva's Institute of Engg. & Technology

Mijar, MOODBIDRI - 574 225

# B. E. COMMON TO ALL PROGRAMMES

Choice Based Credit System (CBCS) and Outcome Based Education (OBE)

# COMPLEX ANALYSIS, PROBABILITY AND STATISTICAL METHODS

	(Common to all programmes)  Course Code  [As per Choice Based Credit Systems]
	Course Code  [As per Choice Based Credit System (CBCS) scheme]  Credits  (Common to all programmes)  18MAT41  (Centrol Course Code
1	Teaching Hours/Week (L:T:P)  18MAT41  Credits  10DS
	Course Learning Object 103
l	
l	Exam Hours 60
	arising in potential theory quest

- To provide an insight into applications of complex variables, conformal mapping and special functions arising in potential theory, quantum mechanics, heat conduction and field theory.
- To develop probability distribution of discrete, continuous random variables and joint probability distribution occurring in digital signal processing, design engineering and microwave engineering.

## Module-1

Calculus of complex functions: Review of function of a complex variable, limits, continuity, and differentiability. Analytic functions: Cauchy-Riemann equations in Cartesian and polar forms and Construction of analytic functions: Milne-Thomson method-Problems.

Module-2

Conformal transformations: Introduction. Discussion of transformations:  $w = Z^2$ ,  $w = e^z$ ,  $w = z + z^z$  $\frac{1}{z}$ ,  $(z \neq 0)$ . Bilinear transformations- Problems.

Complex integration: Line integral of a complex function-Cauchy's theorem and Cauchy's integral formula Module-3

Probability Distributions: Review of basic probability theory. Random variables (discrete and continuous), probability mass/density functions. Binomial, Poisson, exponential and normal distributions- problems (No derivation for mean and standard deviation)-Illustrative examples. Module-4

Statistical Methods: Correlation and regression-Karl Pearson's coefficient of correlation and rank correlation -problems. Regression analysis- lines of regression -problems. Curve Fitting: Curve fitting by the method of least squares- fitting the curves of the formy = ax + b,  $y = ax^b$  and  $y = ax^2 + bx + c$ .

Joint probability distribution: Joint Probability distribution for two discrete random variables, expectation

Sampling Theory: Introduction to sampling distributions, standard error, Type-I and Type-II errors. Test of hypothesis for means, student's t-distribution, Chi-square distribution as a test of goodness of fit. Course Outcomes: At the end of the course the student will be able to:

- Use the concepts of analytic function and complex potentials to solve the problems arising in
- Utilize conformal transformation and complex integral arising in aerofoil theory, fluid flow engineering field.
- Apply discrete and continuous probability distributions in analyzing the probability models arising in
- Make use of the correlation and regression analysis to fit a suitable mathematical model for the

Construct joint probability distributions and demonstrate the validity of testing the hypothesis.

## Question paper pattern:

- The question paper will have ten full questions carrying equal marks.
- Each full question will be for 20 marks.

There will be two full questions (with a maximum of four sub-questions) from each module.

Sl. No.	Title of the Book	Name of the	ur sub- questions) from Name of the	reach module.
Textbo		Author/s	Publisher	Edition and Year
1	Advanced Engineering Mathematics	E. Kreyszig	John Wiley & Sons	10 <sup>th</sup> Edition,2016
2	Higher Engineering Mathematics	B. S. Grewal	Khanna Publishers	44 <sup>th</sup> Edition, 2017
3	Engineering Mathematics	Srimanta Pal et al	- Interest of the clastry	3 <sup>rd</sup> Edition,2016
Referen	ce Books		Press	
1	Advanced Engineering Mathematics	C. Ray Wylie, Louis C.Barrett	McGraw-Hill	6 <sup>th</sup> Edition 1995
2	Introductory Methods of Numerical Analysis	S.S.Sastry	Prentice Hall of	4 <sup>th</sup> Edition 2010
	Higher Engineering Mathematics	B. V. Ramana	India McGraw-Hill	11 <sup>th</sup> Edition,2010
	A Text Book of Engineering Mathematics	N. P. Bali and Manish Goyal	Laxmi Publications	2014
	Advanced Engineering Mathematics	Chandrika Prasad and Reena Garg	Khanna	2018
eb link	s and Video Lectures:	July Guig	Publishing,	

- 1. http://nptel.ac.in/courses.php?disciplineID=111
- 2. http://www.class-central.com/subject/math(MOOCs)
- 3. http://academicearth.org/
- 4. VTU EDUSAT PROGRAMME 20

Dept. Of Computer Science & Engineering

Alva's Institute of Engg. & Teembouy Mijar, MOODBIDRI - 574 225

(Effective	from the academic	OF ALGORITHMS	
ethelian control of the control of t	SEMESTER -	- IV	
Course Code	18CS42	CIE Marks	40
Number of Contact Hours/Week	3:2:0	SEE Marks	60
<b>Total Number of Contact Hours</b>	50	Exam Hours	03
	CREDITS -	1	
Course Learning Objectives: This con	urse (18CS42) will e	enable students to:	
Explain various computational	problem solving tec	hniques	
Apply appropriate method to so	olve a given problem	1.	
• Describe various methods of al	gorithm analysis.		
Module 1			
			Conta
Introduction: What is an Algorithm? Framework (T1:2.1) Performance Applications of the Production of t	(T2:1.1), Algorithm	Specification (T2:12) A-	Hours
resemble report reporting. Committee	MODIAL Problems	Condominated D. ( Ct. )	uree
Stacks, Queues, Graphs, Trees, Sets and	Dictionaries. (T1:1	.3.1.4).	ui es.
		,,-	
RBT: L1, L2, L3			
Module 2			
Divide and Conquer: General method	~.		
de l'act. General method	, Binary search, Re	currence equation for divide	and 10
conduct, i manne the maximum and w	11nimiim (17.21 2	currence equation for divide	
(T1:4.1, 4.2), Strassen's matrix multiple	lication (T2:3.1, 3	.3, 3.4), Merge sort, Quick	
(T1:4.1, 4.2), Strassen's matrix multiple	lication (T2:3.1, 3	.3, 3.4), Merge sort, Quick	
(T1:4.1, 4.2), Strassen's matrix multiple divide and conquer. Decrease and Conquer.	lication (T2:3.1, 3	.3, 3.4), Merge sort, Quick	
(T1:4.1, 4.2), Strassen's matrix multiple divide and conquer. Decrease and Cong	lication (T2:3.1, 3	.3, 3.4), Merge sort, Quick	
(T1:4.1, 4.2), Strassen's matrix multiple divide and conquer. Decrease and Conquer. L1, L2, L3	lication (T2:3.8), A quer Approach: To	.3, 3.4), Merge sort, Quick dvantages and Disadvantage pological Sort. (T1:5.3).	sort es of
(T1:4.1, 4.2), Strassen's matrix multiple divide and conquer. Decrease and Conquer. L1, L2, L3  Module 3  Greedy Method: General method.	lication (T2:3.1, 3 lication (T2:3.8), A quer Approach: To	.3, 3.4), Merge sort, Quick dvantages and Disadvantage pological Sort. (T1:5.3).	sort es of
(T1:4.1, 4.2), Strassen's matrix multiple divide and conquer. Decrease and Conquer. L1, L2, L3  Module 3  Greedy Method: General method, equencing with deadlines (T2:4.1, 4.1)	lication (T2:3.1, 3 lication (T2:3.8), A quer Approach: To	.3, 3.4), Merge sort, Quick dvantages and Disadvantage pological Sort. (T1:5.3).	sort es of Job 10
(T1:4.1, 4.2), Strassen's matrix multiple divide and conquer. Decrease and Conquer. BBT: L1, L2, L3  Module 3  Greedy Method: General method, equencing with deadlines (T2:4.1, 4.1), Algorithm, Kruskal's Algorithm (T1:9).	Coin Change Prot. 3, 4.5). Minimum	.3, 3.4), Merge sort, Quick dvantages and Disadvantage pological Sort. (T1:5.3).  Dlem, Knapsack Problem, a cost spanning trees: Private shortest paths. Dille	Job 10
(T1:4.1, 4.2), Strassen's matrix multiple divide and conquer. Decrease and Congress of the Con	Coin Change Prol. 3, 4.5). Minimum (12:3.1, 3	.3, 3.4), Merge sort, Quick dvantages and Disadvantage pological Sort. (T1:5.3).  Dlem, Knapsack Problem, cost spanning trees: Prince shortest paths: Dijks at Trees and Codes (T1:5.3).	Job 10
(T1:4.1, 4.2), Strassen's matrix multiple divide and conquer. Decrease and Congress of the Con	Coin Change Prol. 3, 4.5). Minimum (12:3.1, 3	.3, 3.4), Merge sort, Quick dvantages and Disadvantage pological Sort. (T1:5.3).  Dlem, Knapsack Problem, cost spanning trees: Prince shortest paths: Dijks at Trees and Codes (T1:5.3).	Job 10
(T1:4.1, 4.2), Strassen's matrix multiple divide and conquer. Decrease and Conquer BBT: L1, L2, L3  Module 3  Greedy Method: General method, equencing with deadlines (T2:4.1, 4.1), Algorithm, Kruskal's Algorithm (T1:9.3). Optimal Tree Gransform and Conquer Approach: Here	Coin Change Prol. 3, 4.5). Minimum (12:3.1, 3	.3, 3.4), Merge sort, Quick dvantages and Disadvantage pological Sort. (T1:5.3).  Dlem, Knapsack Problem, cost spanning trees: Prince shortest paths: Dijks at Trees and Codes (T1:5.3).	Job 10
(T1:4.1, 4.2), Strassen's matrix multiple divide and conquer. Decrease and Conquer. BBT: L1, L2, L3  Module 3  Greedy Method: General method, equencing with deadlines (T2:4.1, 4.1), Algorithm, Kruskal's Algorithm (T1:9.3). Optimal Tree Gransform and Conquer Approach: Health?: L1, L2, L3	Coin Change Prol. 3, 4.5). Minimum (12:3.1, 3	.3, 3.4), Merge sort, Quick dvantages and Disadvantage pological Sort. (T1:5.3).  Dlem, Knapsack Problem, cost spanning trees: Prince shortest paths: Dijks at Trees and Codes (T1:5.3).	Job 10
(T1:4.1, 4.2), Strassen's matrix multiple divide and conquer. Decrease and Conquer BBT: L1, L2, L3  Module 3  Greedy Method: General method, equencing with deadlines (T2:4.1, 4.1), Algorithm, Kruskal's Algorithm (T1:9.3), Optimal Tree Gransform and Conquer Approach: Health BBT: L1, L2, L3  Module 4	Coin Change Prod. 3, 4.5). Minimum (12:3.1, 3	.3, 3.4), Merge sort, Quick dvantages and Disadvantage pological Sort. (T1:5.3).  Dlem, Knapsack Problem, a cost spanning trees: Privace shortest paths: Dijks of Trees and Codes (T1:5 (T1:6.4).	Job 10 im's tra's 0.4).
(T1:4.1, 4.2), Strassen's matrix multiple divide and conquer. Decrease and Congress of the Con	Coin Change Probability 3, 4.5). Minimum (12:3.1, 3) (13:4.5). Minimum (1, 9.2). Single sort problem: Huffman eaps and Heap Sort (1) (2) (3) (4) (4) (4) (5) (6) (6) (7) (7) (7) (7) (7) (7) (7) (7) (7) (7	.3, 3.4), Merge sort, Quick dvantages and Disadvantages pological Sort. (T1:5.3).  Dlem, Knapsack Problem, a cost spanning trees: Privice shortest paths: Dijks of Trees and Codes (T1:5 (T1:6.4).	Job 10 im's tra's 0.4).
(T1:4.1, 4.2), Strassen's matrix multiple divide and conquer. Decrease and Congress of the Con	Coin Change Prot. 3, 4.5). Minimum .1, 9.2). Single sorproblem: Huffmar eaps and Heap Sort od with Examples, Nath. All Pairs Short	.3, 3.4), Merge sort, Quick dvantages and Disadvantage pological Sort. (T1:5.3).  Dem, Knapsack Problem, a cost spanning trees: Privice shortest paths: Dijks in Trees and Codes (T1:5.4).  Multistage Graphs (T2:5.1, 5 rtest Paths: Floyd's Algoritest Pat	Job 10 im's tra's 0.4).
(T1:4.1, 4.2), Strassen's matrix multiple divide and conquer. Decrease and Congress of the Con	Coin Change Prol. 3, 4.5). Minimum. 1, 9.2). Single sort problem: Huffmar eaps and Heap Sort od with Examples, Minm, All Pairs Shorack problem (T1)	J. 3, 3.4), Merge sort, Quick dvantages and Disadvantage pological Sort. (T1:5.3).  Dem, Knapsack Problem, a cost spanning trees: Privince shortest paths: Dijks a Trees and Codes (T1:5 (T1:6.4).  Multistage Graphs (T2:5.1, 5 rtest Paths: Floyd's Algorities. 2, 8.3, 8.4). Reliman E.	Job 10 im's tra's 0.4).
(T1:4.1, 4.2), Strassen's matrix multiple divide and conquer. Decrease and Congress of the Con	Coin Change Prol. 3, 4.5). Minimum. 1, 9.2). Single sort problem: Huffmar eaps and Heap Sort od with Examples, Minm, All Pairs Shorack problem (T1)	J. 3, 3.4), Merge sort, Quick dvantages and Disadvantage pological Sort. (T1:5.3).  Dem, Knapsack Problem, a cost spanning trees: Privince shortest paths: Dijks a Trees and Codes (T1:5 (T1:6.4).  Multistage Graphs (T2:5.1, 5 rtest Paths: Floyd's Algorities. 2, 8.3, 8.4). Reliman E.	Job 10 im's tra's 0.4).
(T1:4.1, 4.2), Strassen's matrix multiple divide and conquer. Decrease and Conquer BBT: L1, L2, L3  Module 3  Greedy Method: General method, equencing with deadlines (T2:4.1, 4.4), Algorithm, Kruskal's Algorithm (T1:9.3). Optimal Tree Gransform and Conquer Approach: He BT: L1, L2, L3  Module 4  Oynamic Programming: General method optimal Binary Search Trees, Knaps: Algorithm (T2:5.4), Travelling Sales Person and Conquer Matrix Sales Person and Conquer Sales Person an	Coin Change Prol. 3, 4.5). Minimum. 1, 9.2). Single sort problem: Huffmar eaps and Heap Sort od with Examples, Minm, All Pairs Shorack problem (T1)	J. 3, 3.4), Merge sort, Quick dvantages and Disadvantage pological Sort. (T1:5.3).  Dem, Knapsack Problem, a cost spanning trees: Privince shortest paths: Dijks a Trees and Codes (T1:5 (T1:6.4).  Multistage Graphs (T2:5.1, 5 rtest Paths: Floyd's Algorities. 2, 8.3, 8.4). Reliman E.	Job 10 im's tra's 0.4).
(T1:4.1, 4.2), Strassen's matrix multiple divide and conquer. Decrease and Congress of the Con	Coin Change Prol. 3, 4.5). Minimum. 1, 9.2). Single sort problem: Huffmar eaps and Heap Sort od with Examples, Minm, All Pairs Shorack problem (T1)	J. 3, 3.4), Merge sort, Quick dvantages and Disadvantage pological Sort. (T1:5.3).  Dem, Knapsack Problem, a cost spanning trees: Privince shortest paths: Dijks a Trees and Codes (T1:5 (T1:6.4).  Multistage Graphs (T2:5.1, 5 rtest Paths: Floyd's Algorities. 2, 8.3, 8.4). Reliman E.	Job 10 im's tra's 0.4).
(T1:4.1, 4.2), Strassen's matrix multiple divide and conquer. Decrease and Congress of the Con	Coin Change Prot. 3, 4.5). Minimum (T2:3.1, 3 dication (T2:3.8), A quer Approach: To Coin Change Prot. 3, 4.5). Minimum (T2:5.9). Single soil problem: Huffman (Eaps and Heap Sort (T1:5.9) ack problem (T1:5.9).	.3, 3.4), Merge sort, Quick dvantages and Disadvantage pological Sort. (T1:5.3).  Dlem, Knapsack Problem, a cost spanning trees: Privice shortest paths: Dijks in Trees and Codes (T1:5.4).  Multistage Graphs (T2:5.1, 5 rtest Paths: Floyd's Algoriti:8.2, 8.3, 8.4), Bellman-Fi), Reliability design (T2:5.8)	Job 10 im's tra's 0.4).
(T1:4.1, 4.2), Strassen's matrix multiple divide and conquer. Decrease and Congress of the Con	Coin Change Prot. 3, 4.5). Minimum. 1, 9.2). Single sort problem: Huffmar eaps and Heap Sort od with Examples, Nathm, All Pairs Shot ack problem (T1:5.9). N-Oueens problem.	J. 3, 3.4), Merge sort, Quick dvantages and Disadvantages pological Sort. (T1:5.3).  Delem, Knapsack Problem, a cost spanning trees: Privince shortest paths: Dijks in Trees and Codes (T1:5.4).  Multistage Graphs (T2:5.1, 5 rtest Paths: Floyd's Algorities. 8.2, 8.3, 8.4), Bellman-F. (D), Reliability design (T2:5.8)	Job 10 im's tra's 0.4).
(T1:4.1, 4.2), Strassen's matrix multiple divide and conquer. Decrease and Congress of the Con	Coin Change Prot. 3, 4.5). Minimum. 1, 9.2). Single sort problem: Huffmar eaps and Heap Sort od with Examples, Minimum. All Pairs Shot ack problem (T1:5.9). N-Queens problem. (T4:5.9)	J. 3, 3.4), Merge sort, Quick dvantages and Disadvantage pological Sort. (T1:5.3).  Delem, Knapsack Problem, a cost spanning trees: Privince shortest paths: Dijks in Trees and Codes (T1:5.4).  Multistage Graphs (T2:5.1, 5 rtest Paths: Floyd's Algorities. 8.2, 8.3, 8.4), Bellman-F. (D), Reliability design (T2:5.8)	Job 10 im's tra's 0.4).  5.2). 10 hm, ford 0.
(T1:4.1, 4.2), Strassen's matrix multiple divide and conquer. Decrease and Congress of Con	Coin Change Prol. 3, 4.5). Minimum. 1, 9.2). Single sort problem: Huffmar eaps and Heap Sort with All Pairs Short ack problem (T2:5.9). N-Queens problem (T2:5.9). N-Queens problem (A), Hamiltonian cycle Sales Person problem.	J. 3, 3.4), Merge sort, Quick dvantages and Disadvantages pological Sort. (T1:5.3).  Dem, Knapsack Problem, a cost spanning trees: Privace shortest paths: Dijks a Trees and Codes (T1:5.4).  Multistage Graphs (T2:5.1, 5 rtest Paths: Floyd's Algorities. Paths: Floyd's Algorities. Reliability design (T2:5.8)  Dem (T1:12.1), Sum of subsches (T2:7.5). Programme a plem (T1:12.2). Of Knapsaces.	Job 10 im's tra's 0.4).  5.2). 10 hm, ford 0.
(T1:4.1, 4.2), Strassen's matrix multiple divide and conquer. Decrease and Congress of the Con	Coin Change Probation (T2:3.1, 3 lication (T2:3.8), A quer Approach: To Coin Change Probation (T2:3.8), Minimum (1, 9.2). Single sort problem: Huffman (T2:5.9) and Heap Sort (T1 son problem (T2:5.9), N-Queens problem (T2:5.9), N-Queens problem (T3:5.9) and Bound solution (T3:5.9) a	J. J	Job 10 im's tra's D.4).  5.2). 10 hm, ford o.

deterministic algorithms, P, NP, NP-Complete, and NP-Hard classes (T2:11.1).

## RBT: L1, L2, L3

## Course Outcomes: The student will be able to:

- Describe computational solution to well known problems like searching, sorting etc.
- Estimate the computational complexity of different algorithms.
- Devise an algorithm using appropriate design strategies for problem solving. **Question Paper Pattern:**

- The question paper will have ten questions.
- Each full Question consisting of 20 marks
- There will be 2 full questions (with a maximum of four sub questions) from each module.
- Each full question will have sub questions covering all the topics under a module.
- The students will have to answer 5 full questions, selecting one full question from each module. Textbooks:

- Introduction to the Design and Analysis of Algorithms, Anany Levitin:, 2rd Edition, 2009.
- 2. Computer Algorithms/C++, Ellis Horowitz, Satraj Sahni and Rajasekaran, 2nd Edition, 2014,

## Reference Books:

- 1. Introduction to Algorithms, Thomas H. Cormen, Charles E. Leiserson, Ronal L. Rivest, Clifford
- 2. Design and Analysis of Algorithms , S. Sridhar, Oxford (Higher Education).

Dept. Of Computer Ecience & Engineering Alva's Institute of Engg. & Technology Mijar, MOODBIDRI - 574 225

Effective	OPERATING SYSTEM	IS	
	from the academic year	2018 -2019)	
Course Code	SEWIESTER - IV		
Number of Contact Hours/Week	18CS43	CIE Marks	40
Total Number of Contact Hours	3:0:0	SEE Marks	60
	40	Exam Hours	03
Course Learning Objectives: This cou	CREDITS -3		
Introduce concepts and termino     Fyplain throad:	rse (18CS43) will enable	students to:	
Explain threading and multithre	ogy used in OS		
Illustrate process synchronization	aded systems		
Illustrate process synchronizatio     Introduce Memory and Virtual	n and concept of Deadloc	k	
Introduce Memory and Virtual r  Module 1	nemory management, File	system and storage te	chniques
			Contoo
Introduction to operating systems	C		House
Introduction to operating systems, Computer System organization; Compute Operating System operations; Process	system structures: Wh	at operating systems	do; 08
Operating System operations, p	- Joseph die intecture, C	perating System struc	ture:
management: Protection and C.	Benneth, Michiga	y management: Sto	rage
Computing environments Operations of	, and a system,	Special-purpose system	ems:
System calls: Types of cyctom!	0361 - 0	perating System interf	face:
implementation: Operating Custom	programs, Oper	ating system design	and
generation; System hoot Process M.	The structure in action	ines; Operating Sys	tem
Operations on processes: Inter processes	Bernett Hocess Conc	ept; Process schedul	ing:
Text book 1: Chapter 1 2 1 2 3 24 2	mmunication	sen to so in case virturino asserti	,
Text book 1: Chapter 1, 2.1, 2.3, 2.4, 2.5 RBT: L1, L2, L3	9, 2.6, 2.8, 2.9, 2.10, 3.1, 3	.2, 3.3, 3.4	1
Module 2			1
Multi thread L. D.			
THUILI-UITEAGED Programming.			
Threading issues Process Sabadati	iew; Multithreading mo	odels; Thread Librar	ies: 09
Multi-threaded Programming: Overver Chreading issues. Process Scheduling:	iew; Multithreading mo Basic concepts; Schedul	dels; Thread Librar	ies; 08
Algorithms: Multiple-processor sabadat	concepts, schedul	ing Criteria; Schedul	ing
Algorithms; Multiple-processor scheduling	g; Thread scheduling. Pi	ing Criteria; Schedul rocess Synchronization	ing
Algorithms; Multiple-processor scheduling synchronization: The critical section ardware; Semaphores: Classical problems	g; Thread scheduling. Problem; Peterson's sc	ing Criteria; Schedul rocess Synchronizatio plution; Synchronizat	ing
Algorithms; Multiple-processor scheduling synchronization: The critical section ardware; Semaphores: Classical problems	g; Thread scheduling. Problem; Peterson's sc	ing Criteria; Schedul rocess Synchronizatio plution; Synchronizat	ing
Algorithms; Multiple-processor scheduling bynchronization: The critical section ardware; Semaphores; Classical problems ext book 1: Chapter 4.1, 4.2, 4.3, 4.4, 5. BT: L1, L2, L3	g; Thread scheduling. Problem; Peterson's sc	ing Criteria; Schedul rocess Synchronizatio plution; Synchronizat	ing
Algorithms; Multiple-processor scheduling synchronization: The critical section ardware; Semaphores; Classical problems ext book 1: Chapter 4.1, 4.2, 4.3, 4.4, 5. BT: L1, L2, L3	g; Thread scheduling. Problem; Peterson's so of synchronization; Month, 5.2, 5.3, 5.4, 5.5, 6.2, 6	ing Criteria; Schedul rocess Synchronization; Synchronization plution; Synchronizations. itors. .3, 6.4, 6.5, 6.6, 6.7	ing on: ion
Algorithms; Multiple-processor scheduling synchronization: The critical section ardware; Semaphores; Classical problems ext book 1: Chapter 4.1, 4.2, 4.3, 4.4, 5. BT: L1, L2, L3  Iodule 3  eadlocks: Deadlocks: System model.	g; Thread scheduling. Problem; Peterson's so of synchronization; Mon. 1, 5.2, 5.3, 5.4, 5.5, 6.2, 6.	ing Criteria; Schedul rocess Synchronization; Synchronization; Synchronizations. itors. .3, 6.4, 6.5, 6.6, 6.7	ing on: ion
Algorithms; Multiple-processor scheduling synchronization: The critical section ardware; Semaphores; Classical problems ext book 1: Chapter 4.1, 4.2, 4.3, 4.4, 5. BT: L1, L2, L3  Iodule 3  eadlocks: Deadlocks; System model; Badlocks: Deadlock prevention: Deadlocks: Deadlocks	g; Thread scheduling. Problem; Peterson's so of synchronization; Mon. 1, 5.2, 5.3, 5.4, 5.5, 6.2, 6.	ing Criteria; Schedul rocess Synchronization; Synchronization; Synchronizations. .3, 6.4, 6.5, 6.6, 6.7	ing on: ion
Algorithms; Multiple-processor scheduling synchronization: The critical section ardware; Semaphores; Classical problems ext book 1: Chapter 4.1, 4.2, 4.3, 4.4, 5. BT: L1, L2, L3 lodule 3 eadlocks: Deadlocks; System model; Beadlocks; Deadlock prevention; Deadlock eadlock. Memory Management: Memory Memory Management: Memory Management: Memory Management: Memory Management: Memory Management: Memory Me	g; Thread scheduling. Problem; Peterson's so of synchronization; Month, 5.2, 5.3, 5.4, 5.5, 6.2, 6.2, 6.2, 6.2, 6.2, 6.2, 6.2, 6.2	rocess Synchronization Synchronization; Synchronizations. 3, 6.4, 6.5, 6.6, 6.7  The Methods for handling the section and recovery from the section and reco	ing on: ion
Algorithms; Multiple-processor scheduling synchronization: The critical section ardware; Semaphores; Classical problems ext book 1: Chapter 4.1, 4.2, 4.3, 4.4, 5. BT: L1, L2, L3 lodule 3 leadlocks; Deadlocks; System model; Deadlocks; Deadlock prevention; Deadlock addock. Memory Management: Memory ontiguous memory allocation; Paging, Street, 1985.	g; Thread scheduling. Problem; Peterson's so of synchronization; Month, 5.2, 5.3, 5.4, 5.5, 6.2, 6.2, 6.2, 6.2, 6.2, 6.2, 6.2, 6.2	rocess Synchronization Synchronization; Synchronizations. 3, 6.4, 6.5, 6.6, 6.7  The Methods for handling the section and recovery from the section and reco	ing on: ion
Algorithms; Multiple-processor scheduling synchronization: The critical section ardware; Semaphores; Classical problems ext book 1: Chapter 4.1, 4.2, 4.3, 4.4, 5. BT: L1, L2, L3  Iodule 3  eadlocks: Deadlocks; System model; Deadlocks; Deadlock prevention; Deadlock addlock. Memory Management: Memory ontiguous memory allocation; Paging; Street book 1: Chapter 7, 8.1 to 8.6	g; Thread scheduling. Problem; Peterson's so of synchronization; Month, 5.2, 5.3, 5.4, 5.5, 6.2, 6.2, 6.2, 6.2, 6.2, 6.2, 6.2, 6.2	rocess Synchronization Synchronization; Synchronizations. 3, 6.4, 6.5, 6.6, 6.7  The Methods for handling the section and recovery from the section and reco	ing on: ion
Algorithms; Multiple-processor scheduling synchronization: The critical section ardware; Semaphores; Classical problems fext book 1: Chapter 4.1, 4.2, 4.3, 4.4, 5. BT: L1, L2, L3  Iodule 3  eadlocks: Deadlocks; System model; Beadlocks; Deadlock prevention; Deadlock and lock. Memory Management: Memory ontiguous memory allocation; Paging; Street book 1: Chapter 7, 8.1 to 8.6  BT: L1, L2, L3	g; Thread scheduling. Problem; Peterson's so of synchronization; Month, 5.2, 5.3, 5.4, 5.5, 6.2, 6.2, 6.2, 6.2, 6.2, 6.2, 6.2, 6.2	rocess Synchronization Synchronization; Synchronizations. 3, 6.4, 6.5, 6.6, 6.7  The Methods for handlicection and recovery from the content of the content	ing on: ion
Algorithms; Multiple-processor scheduling synchronization: The critical section ardware; Semaphores; Classical problems fext book 1: Chapter 4.1, 4.2, 4.3, 4.4, 5. BT: L1, L2, L3  Iodule 3  eadlocks: Deadlocks; System model; Beadlocks; Deadlock prevention; Deadlock addlock. Memory Management: Memory ontiguous memory allocation; Paging; Street book 1: Chapter 7, 8.1 to 8.6  BT: L1, L2, L3  odule 4	g; Thread scheduling. Problem; Peterson's so of synchronization; Mon. 1, 5.2, 5.3, 5.4, 5.5, 6.2, 6.  Deadlock characterization avoidance; Deadlock determined and a strategies: sucture of page table; Segning and the synchronization avoidance and the synchronization avoidance and the synchronization avoidance; Deadlock determined and the synchronization and the syn	ing Criteria; Schedul rocess Synchronization; Synchronization; Synchronizations. .3, 6.4, 6.5, 6.6, 6.7 	ing on: ion on o
Algorithms; Multiple-processor scheduling synchronization: The critical section ardware; Semaphores; Classical problems fext book 1: Chapter 4.1, 4.2, 4.3, 4.4, 5. BT: L1, L2, L3  Iodule 3  eadlocks: Deadlocks; System model; Beadlocks; Deadlock prevention; Deadlock eadlock. Memory Management: Memory ontiguous memory allocation; Paging; Streext book 1: Chapter 7, 8.1 to 8.6  BT: L1, L2, L3  odule 4  rtual Memory Managements Deadlock	g; Thread scheduling. Problem; Peterson's so of synchronization; Mon. 1, 5.2, 5.3, 5.4, 5.5, 6.2, 6.  Deadlock characterization avoidance; Deadlock detect of management strategies: acture of page table; Segn	ing Criteria; Schedul rocess Synchronization; Synchronization; Synchronizations. .3, 6.4, 6.5, 6.6, 6.7 .; Methods for handlication and recovery from Background; Swappingentation.	ing on: ion on one on one on one on one one one o
Algorithms; Multiple-processor scheduling synchronization: The critical section ardware; Semaphores; Classical problems fext book 1: Chapter 4.1, 4.2, 4.3, 4.4, 5. BT: L1, L2, L3  Iodule 3  eadlocks: Deadlocks; System model; Ideallocks; Deadlock prevention; Deadlock and lock. Memory Management: Memory ontiguous memory allocation; Paging; Street book 1: Chapter 7, 8.1 to 8.6  BT: L1, L2, L3  odule 4  rtual Memory Management: Background and selection of fearment: Allocation of fearment.	g; Thread scheduling. Problem; Peterson's so of synchronization; Monta, 5.2, 5.3, 5.4, 5.5, 6.2, 6.  Deadlock characterization avoidance; Deadlock determined avoidance; Deadlock determined by management strategies: acture of page table; Segnature of page table; Segnature, Demand paging;	ing Criteria; Schedul rocess Synchronization of Synchronization; Synchronizations.  3, 6.4, 6.5, 6.6, 6.7  It Methods for handlibection and recovery from Background; Swapping mentation.	ing on: ion on one one one one one one one one on
Algorithms; Multiple-processor scheduling synchronization: The critical section ardware; Semaphores; Classical problems fext book 1: Chapter 4.1, 4.2, 4.3, 4.4, 5. BT: L1, L2, L3  Iodule 3  eadlocks: Deadlocks; System model; I eadlocks; Deadlock prevention; Deadlock addlock. Memory Management: Memory ontiguous memory allocation; Paging; Street book 1: Chapter 7, 8.1 to 8.6  BT: L1, L2, L3  odule 4  rtual Memory Management: Backgroblacement; Allocation of frames; Thraestem: File system: File conserts	g; Thread scheduling. Problem; Peterson's so of synchronization; Monta, 5.2, 5.3, 5.4, 5.5, 6.2, 6.2, 6.2, 6.2, 6.2, 6.2, 6.2, 6.2	ing Criteria; Schedul rocess Synchronization of Filescond Copy-on-write; Pagiplementation of Filescond Schedul Copy-on-write; Pagiplementation of Filescond Copy-on-write; Pagiplementation Copy-on-write; Pagiplementati	ing on: ion on one on one on one one one one one
Algorithms; Multiple-processor scheduling school in the critical section ardware; Semaphores; Classical problems are adock 1: Chapter 4.1, 4.2, 4.3, 4.4, 5.  BT: L1, L2, L3  Beadlocks: Deadlocks; System model; It adocks; Deadlock prevention; Deadlock ardlocks; Deadlock prevention; Deadlock ardlock. Memory Management: Memory ontiguous memory allocation; Paging; Street book 1: Chapter 7, 8.1 to 8.6  BT: L1, L2, L3  BT: L1, L2, L3  BODIC Memory Management: Background Memory Management: Background Memory Management: Background Memory File system: File concept; According: File sharing: Protestion.	g; Thread scheduling. Problem; Peterson's so of synchronization; Monta, 5.2, 5.3, 5.4, 5.5, 6.2, 6.2, 6.2, 6.2, 6.2, 6.2, 6.2, 6.2	ing Criteria; Schedul rocess Synchronization of Fi structure; File system	ing on: ion on o
Algorithms; Multiple-processor scheduling school in the critical section ardware; Semaphores; Classical problems are adock 1: Chapter 4.1, 4.2, 4.3, 4.4, 5.  BT: L1, L2, L3  Beadlocks: Deadlocks; System model; It adocks; Deadlock prevention; Deadlock ardlocks; Deadlock prevention; Deadlock ardlock. Memory Management: Memory ontiguous memory allocation; Paging; Street book 1: Chapter 7, 8.1 to 8.6  BT: L1, L2, L3  BT: L1, L2, L3  BODIC Memory Management: Background Memory Management: Background Memory Management: Background Memory File system: File concept; According: File sharing: Protestion.	g; Thread scheduling. Problem; Peterson's so of synchronization; Monta, 5.2, 5.3, 5.4, 5.5, 6.2, 6.2, 6.2, 6.2, 6.2, 6.2, 6.2, 6.2	ing Criteria; Schedul rocess Synchronization of Fi structure; File system	ing on: ion on o
Algorithms; Multiple-processor scheduling synchronization: The critical section ardware; Semaphores; Classical problems are set book 1: Chapter 4.1, 4.2, 4.3, 4.4, 5.  BT: L1, L2, L3  Codule 3  Codule 4  Total Memory Management: Memory artward Memory Management: Background Memory Memor	g; Thread scheduling. Problem; Peterson's so of synchronization; Monta, 1, 5.2, 5.3, 5.4, 5.5, 6.2, 6.2, 6.2, 6.2, 6.2, 6.2, 6.2, 6.2	ing Criteria; Schedul rocess Synchronization of Fi structure; File system	ing on: ion on o
Algorithms; Multiple-processor scheduling school in the critical section ardware; Semaphores; Classical problems are adock 1: Chapter 4.1, 4.2, 4.3, 4.4, 5.  BT: L1, L2, L3  Beadlocks: Deadlocks; System model; It adocks; Deadlock prevention; Deadlock ardlocks; Deadlock prevention; Deadlock ardlock. Memory Management: Memory ontiguous memory allocation; Paging; Street book 1: Chapter 7, 8.1 to 8.6  BT: L1, L2, L3  BT: L1, L2, L3  BODIC Memory Management: Background Memory Management: Background Memory Management: Background Memory File system: File concept; According: File sharing: Protestion.	g; Thread scheduling. Problem; Peterson's so of synchronization; Monta, 1, 5.2, 5.3, 5.4, 5.5, 6.2, 6.2, 6.2, 6.2, 6.2, 6.2, 6.2, 6.2	ing Criteria; Schedul rocess Synchronization of Fi structure; File system	ing on: ion on o

-	-	-		-
Λ	Ac	M	•••	-

Secondary Storage Structures, Protection: Mass storage structures; Disk structure; Disk attachment; Disk scheduling; Disk management; Swap space management. Protection: Goals of protection, Principles of protection, Domain of protection, Access matrix, Implementation of access matrix, Access control, Revocation of access rights, Capability- Based systems. Case Study: The Linux Operating System: Linux history; Design principles; Kernel modules; Process management; Scheduling; Memory Management; File systems, Input and output; Inter-process communication.

08

Text book 1: Chapter 12.1 to 12.6, 21.1 to 21.9 RBT: L1, L2, L3

## Course Outcomes: The student will be able to:

- Demonstrate need for OS and different types of OS
- Apply suitable techniques for management of different resources
- Use processor, memory, storage and file system commands
- Realize the different concepts of OS in platform of usage through case studies **Question Paper Pattern:**

- The question paper will have ten questions.
- Each full Question consisting of 20 marks
- There will be 2 full questions (with a maximum of four sub questions) from each module.
- Each full question will have sub questions covering all the topics under a module.
- The students will have to answer 5 full questions, selecting one full question from each module.

## Textbooks:

Abraham Silberschatz, Peter Baer Galvin, Greg Gagne, Operating System Principles 7th edition,

## Reference Books:

- 1. Ann McHoes Ida M Fylnn, Understanding Operating System, Cengage Learning, 6th Edition
- 2. D.M Dhamdhere, Operating Systems: A Concept Based Approach 3rd Ed, McGraw-Hill, 2013.
- 3. P.C.P. Bhatt, An Introduction to Operating Systems: Concepts and Practice 4th Edition,
- 4. William Stallings Operating Systems: Internals and Design Principles, 6th Edition, Pearson.

Dept. Of Computer Colones & Engineering

Mijar, MOODBIDRI - 574 225

	from the academic	MBEDDED SYSTEMS c year 2018 -2019)	
Course Code	SEMESTER -	· IV	
Number of Contact Hours/Week	18CS44		10
Total Number of Contact Hours	3:0:0	SEE Marks (	50
	CDEDIMO		)3
• Understand the fundamentals	CREDITS -	3	
Understand the fundamentals of	f ADM 1	enable students to:	
methods and attributes of an em	ARIVI based syster	enable students to: ns, basic hardware components, s	selection
Program ARM controller using     Identify the applicability and in the second controller.	the area is		
Identify the applicability of the	the various instruct	ions	
Comprehend the real time area.	embedded system		
Comprehend the real time opera  Module 1	ating system used fo	or the embedded system	
			Contac
Microprocessors versus Microcontrolla	ADME		Hours
Microprocessors versus Microcontroller philosophy, The ARM Design Philosophy	s, ARM Embedded	Systems: The RISC design	08
philosophy, The ARM Design Philosoph Software.	ny, Embedded Syste	em Hardware, Embedded System	
ARM Processor Fundamentals: Pegister	C	_	
ARM Processor Fundamentals: Register Exceptions, Interrupts, and the Vector T	s, Current Program	Status Register, Pipeline,	
Fext book 1: Chapter 1 - 1.1 to 1.4, Ch	napter 2 - 2.1 to 2.5		
XD1: L1, L2	2.1 to 2.5		
Module 2			
ntroduction to the ARM Instruction	Set: Data Processin	g Instructions Programma	100
instructions, Software Interrupt Instruction	ons. Program Status	Register Instructions	08
Coprocessor Instructions, Loading Const	- in Grain Otatus	register histructions.	
oprocessor histractions, Loading Const	lants	-	
	lants		
RM programming using Assembly la	lants Inguage: Writing A	ssembly code Destiling	
RM programming using Assembly laycle counting, instruction scheduling, R	lants Inguage: Writing A	ssembly code Destiling	
	lants Inguage: Writing A	ssembly code Destiling	
ARM programming using Assembly la yele counting, instruction scheduling, R onstructs	ants  nguage: Writing A egister Allocation, (	ssembly code, Profiling and Conditional Execution, Looping	
ARM programming using Assembly la yele counting, instruction scheduling, R constructs ext book 1: Chapter 3:Sections 3.1 to	ants  nguage: Writing A egister Allocation, (	ssembly code, Profiling and Conditional Execution, Looping	
ARM programming using Assembly laycle counting, instruction scheduling, Ronstructs  ext book 1: Chapter 3:Sections 3.1 to 6)	ants  nguage: Writing A egister Allocation, (	ssembly code, Profiling and Conditional Execution, Looping	
ARM programming using Assembly laycle counting, instruction scheduling, Ronstructs  ext book 1: Chapter 3:Sections 3.1 to 6) BT: L1, L2	ants  nguage: Writing A egister Allocation, (	ssembly code, Profiling and Conditional Execution, Looping	
ARM programming using Assembly laycle counting, instruction scheduling, Ronstructs  ext book 1: Chapter 3:Sections 3.1 to 6) BT: L1, L2  Indule 3	ants  Inguage: Writing A  Register Allocation, (  3.6 (Excluding 3.6)	ssembly code, Profiling and Conditional Execution, Looping .5.2), Chapter 6(Sections 6.1 to	
ARM programming using Assembly la yele counting, instruction scheduling, R constructs ext book 1: Chapter 3:Sections 3.1 to 6) BT: L1, L2 Iodule 3 mbedded System Components: Embed	ants anguage: Writing A egister Allocation, 6 3.6 (Excluding 3.6 dded Vs General co.	ssembly code, Profiling and Conditional Execution, Looping 4.5.2), Chapter 6(Sections 6.1 to mputing system, History of	08
ARM programming using Assembly la yele counting, instruction scheduling, R constructs  ext book 1: Chapter 3:Sections 3.1 to 6) BT: L1, L2 lodule 3 mbedded System Components: Embed mbedded systems, Classification of Emb	ants anguage: Writing A egister Allocation, ( a) 3.6 (Excluding 3.6 dded Vs General collected systems, Mai	ssembly code, Profiling and Conditional Execution, Looping 4.5.2), Chapter 6(Sections 6.1 to mputing system, History of	
ARM programming using Assembly la yele counting, instruction scheduling, R constructs  ext book 1: Chapter 3:Sections 3.1 to 6) BT: L1, L2 Iodule 3 mbedded System Components: Embed	ants anguage: Writing A egister Allocation, ( a) 3.6 (Excluding 3.6 dded Vs General collected systems, Mai	ssembly code, Profiling and Conditional Execution, Looping 4.5.2), Chapter 6(Sections 6.1 to mputing system, History of	
ARM programming using Assembly laycle counting, instruction scheduling, Ronstructs  ext book 1: Chapter 3:Sections 3.1 to 6) BT: L1, L2  Indule 3  Imbedded System Components: Embed bedded systems, Classification of Embedded systems, purpose of embedded	ants anguage: Writing A egister Allocation, ( 3.6 (Excluding 3) dded Vs General co edded systems, Maj systems	ssembly code, Profiling and Conditional Execution, Looping 4.5.2), Chapter 6(Sections 6.1 to mputing system, History of jor applications areas of	
ARM programming using Assembly laycle counting, instruction scheduling, Ronstructs  ext book 1: Chapter 3:Sections 3.1 to 6) BT: L1, L2  Iodule 3  Imbedded System Components: Embedined systems, Classification of Embedded systems, purpose of embedded fore of an Embedded System including a	ants anguage: Writing A egister Allocation, 0 3.6 (Excluding 3 dded Vs General colledded systems, Maj systems all types of processo	ssembly code, Profiling and Conditional Execution, Looping 4.5.2), Chapter 6(Sections 6.1 to mputing system, History of jor applications areas of or/controller, Memory, Sensors	
ARM programming using Assembly laycle counting, instruction scheduling, Redonstructs  ext book 1: Chapter 3:Sections 3.1 to 6)  BT: L1, L2  lodule 3  mbedded System Components: Embed and Systems, Classification of Embedded systems, purpose of embedded fore of an Embedded System including a ctuators, LED, 7 segment LED display,	ants anguage: Writing A egister Allocation, 6 3.6 (Excluding 3.6 dded Vs General co- edded systems, Maj systems all types of processors stepper motor, Keyl	ssembly code, Profiling and Conditional Execution, Looping a.5.2), Chapter 6(Sections 6.1 to mputing system, History of jor applications areas of or/controller, Memory, Sensors, board, Push button switch	
ARM programming using Assembly laycle counting, instruction scheduling, Report of the counting	ants anguage: Writing A egister Allocation, 6 3.6 (Excluding 3.6 dded Vs General co- edded systems, Maj systems all types of processors stepper motor, Keyl	ssembly code, Profiling and Conditional Execution, Looping a.5.2), Chapter 6(Sections 6.1 to mputing system, History of jor applications areas of or/controller, Memory, Sensors, board, Push button switch	
ARM programming using Assembly laycle counting, instruction scheduling, Redonstructs  ext book 1: Chapter 3:Sections 3.1 to 6)  BT: L1, L2  lodule 3  mbedded System Components: Embed and Systems, Classification of Embedded systems, purpose of embedded fore of an Embedded System including a ctuators, LED, 7 segment LED display,	ants anguage: Writing A egister Allocation, 6 3.6 (Excluding 3.6 dded Vs General co- edded systems, Maj systems all types of processors stepper motor, Keyl	ssembly code, Profiling and Conditional Execution, Looping a.5.2), Chapter 6(Sections 6.1 to mputing system, History of jor applications areas of or/controller, Memory, Sensors, board, Push button switch	
ARM programming using Assembly laycle counting, instruction scheduling, Report of the counting	and Anguage: Writing A egister Allocation, Co. 3.6 (Excluding 3.6 deed Vs General co. 2.6 deed Systems, Maj systems all types of processor stepper motor, Keyl (ternal types), Embeddeed Systems)	conditional Execution, Looping  2.5.2), Chapter 6(Sections 6.1 to  Emputing system, History of ior applications areas of  En/controller, Memory, Sensors, board, Push button switch, edded firmware, Other system	
ARM programming using Assembly laycle counting, instruction scheduling, Report of the counting	and Anguage: Writing A egister Allocation, Co. 3.6 (Excluding 3.6 deed Vs General co. 2.6 deed Systems, Maj systems all types of processor stepper motor, Keyl (ternal types), Embeddeed Systems)	conditional Execution, Looping  2.5.2), Chapter 6(Sections 6.1 to  Emputing system, History of ior applications areas of  En/controller, Memory, Sensors, board, Push button switch, edded firmware, Other system	
ARM programming using Assembly laycle counting, instruction scheduling, Report of the counting	and Anguage: Writing A egister Allocation, Co. 3.6 (Excluding 3.6 deed Vs General co. 2.6 deed Systems, Maj systems all types of processor stepper motor, Keyl (ternal types), Embeddeed Systems)	conditional Execution, Looping  2.5.2), Chapter 6(Sections 6.1 to  Emputing system, History of ior applications areas of  En/controller, Memory, Sensors, board, Push button switch, edded firmware, Other system	
ARM programming using Assembly laycle counting, instruction scheduling, Report of the constructs  ext book 1: Chapter 3:Sections 3.1 to 6) BT: L1, L2  Indule 3  Imbedded System Components: Embed and extra of the country of the coun	anguage: Writing A egister Allocation, of 3.6 (Excluding 3.6 dded Vs General concedded systems, Majsystems all types of processor stepper motor, Keyl (ternal types), Embed. 6, Chapter 2(Section 1)	ssembly code, Profiling and Conditional Execution, Looping a.5.2), Chapter 6(Sections 6.1 to mputing system, History of jor applications areas of ar/controller, Memory, Sensors, board, Push button switch, edded firmware, Other system ions 2.1 to 2.6)	

Systems-Application and Domain specific, Hardware Software Co-Design and Program Modelling, embedded firmware design and development Text book 2: Chapter-3, Chapter-4, Chapter-7 (Sections 7.1, 7.2 only), Chapter-9 (Sections 9.1, 9.2, 9.3.1, 9.3.2 only) **RBT: L1, L2** Module 5 RTOS and IDE for Embedded System Design: Operating System basics, Types of operating systems, Task, process and threads (Only POSIX Threads with an example program), Thread preemption, Multiprocessing and Multitasking, Task Communication (without any program), Task synchronization issues - Racing and Deadlock, Concept of Binary and counting semaphores (Mutex example without any program), How to choose an RTOS, Integration and testing of Embedded hardware and firmware, Embedded system Development Environment - Block diagram (excluding Keil), Disassembler/decompiler, simulator, emulator and debugging techniques, target hardware debugging, boundary scan. Text book 2: Chapter-10 (Sections 10.1, 10.2, 10.3, 10.4, 10.7, 10.8.1.1, 10.8.1.2, 10.8.2.2,

10.10 only), Chapter 12, Chapter-13 ( block diagram before 13.1, 13.3, 13.4, 13.5, 13.6 only)

**RBT: L1, L2** 

## Course Outcomes: The student will be able to:

- Describe the architectural features and instructions of ARM microcontroller
- Apply the knowledge gained for Programming ARM for different applications.
- Interface external devices and I/O with ARM microcontroller.
- Interpret the basic hardware components and their selection method based on the characteristics and attributes of an embedded system.
- Develop the hardware /software co-design and firmware design approaches.
- Demonstrate the need of real time operating system for embedded system applications

## **Question Paper Pattern:**

- The question paper will have ten questions.
- Each full Question consisting of 20 marks
- There will be 2 full questions (with a maximum of four sub questions) from each module.
- Each full question will have sub questions covering all the topics under a module.
- The students will have to answer 5 full questions, selecting one full question from each module.

## Textbooks:

- Andrew N Sloss, Dominic Symes and Chris Wright, ARM system developers guide, Elsevier, Morgan Kaufman publishers, 2008.
- 2. Shibu K V, "Introduction to Embedded Systems", Tata McGraw Hill Education, Private Limited,

## Reference Books:

- 1. Raghunandan..G.H, Microcontroller (ARM) and Embedded System, Cengage learning
- The Insider's Guide to the ARM7 Based Microcontrollers, Hitex Ltd.,1st edition, 2005.
- 3. Steve Furber, ARM System-on-Chip Architecture, Second Edition, Pearson, 2015.
- 4. Raj Kamal, Embedded System, Tata McGraw-Hill Publishers, 2nd Edition, 2008.

Dept. Of Computer Science & Engineering Mijar, MOODBIDRI - 574 225

OBJE (Effective t	CT ORIENTED	CONCEPTS	
(Effective I	rom the academ SEMESTER	ic year 2018 -2019)	
Course Code	18CS45		
Number of Contact Hours/Week	3:0:0	CIE Marks	40
<b>Total Number of Contact Hours</b>	40	SEE Marks	60
	CDEDITO	Exam Hours	03
Course Learning Objectives: This course	se (18CS45):11		
beam fundamental leatures of ob	nect oriented land		
oct up sava JDK clivifonment to	create dahua		
Introduce event driven Graphical	Her Interfore	g mechanisms.	
<ul> <li>Introduce event driven Graphical</li> <li>Module 1</li> </ul>	Osci interface (C	(O1) programming using applets	and swings.
			Contact
ntroduction to Object Oriented Conce	nte:		Hours
A Review of structures Procedure (	)-i-	•	08
A Review of structures, Procedure—Cogramming System, Comparison of cariables and reference variables. Function	Object Oriented	James System, Object Orient	ed
ariables and reference variables. Function	on Doctor of Tellieu	Language with C, Console I/	Ο,
Objects: Introduction, member functions	and data at it	Function Overloading. Class an	nd
Text book 1: Ch 1: 1.1 to 1.9 Ch 2: 2.1	to 2.2	and functions.	1
RBT: L1, L2	10 2.3		
Module 2			
Class and Objects (contd):			
Objects and arrays, Namespaces Nested of	lasses Construct	De De de	08
to Java. Java s magic. the	Ruta anday In.		
	Simple Java pr	Development Kit (JDK); the Jav	a
		ograms. Data types, variables an	d
ext book 1:Ch 2: 2.4 to 2.6Ch 4: 4.1 to	4.2		
ext book 2: Ch:1 Ch: 2 Ch:3 Ch:4 C	h:5		1
BT: L1, L2			
odule 3			
lasses, Inheritance, Exception Handli	ing: Classes: C	lasses fundamentals: Deale:	
b apply creating multi level filefal	rchy, method o	erriding Exception bands	,
r		exception handling	:
ext book 2: Ch:6 Ch: 8 Ch:10			
BT: L1, L2, L3			1
odule 4			
nckages and Interfaces: Packages, Access	s Protection,Impo	rting Packages Interfaces	100
and inteaded Hogramming: While The	readed Programs	ina. 1171	08
The chasses threadable . Extending in	Treade. Implemen	4:	1
by grate of the thead, bounded billia	er problems, prod	ucer consumer problems	
200k 2. CH. J CH II:	. , F. oc	problems.	
BT: L1, L2, L3			
odule 5			-
ent Handling: Two event handling musses; Sources of events: Event listener	echanisms: The	delegation event model. E	100
ISSES: Sources of events: Event 1:-	int - C	Event	08
asses; Sources of events; Event listener lapter classes; Inner classes.	interfaces: Usir	g the delegation arount 11	1

Swings: Swings: The origins of Swing; Two key Swing features; Components and Containers; The Swing Packages; A simple Swing Application; Create a Swing Applet; Jlabel and Imagelcon; JTextField; The Swing Buttons; JTabbedpane; JScrollPane; JList; JComboBox; JTable.

Text book 2: Ch 22: Ch: 29 Ch: 30

RBT: L1, L2, L3

## Course Outcomes: The student will be able to:

Explain the object-oriented concepts and JAVA.

Develop computer programs to solve real world problems in Java.

Develop simple GUI interfaces for a computer program to interact with users, and to understand the event-based GUI handling principles using swings.

## **Question Paper Pattern:**

- The question paper will have ten questions.
- Each full Question consisting of 20 marks
- There will be 2 full questions (with a maximum of four sub questions) from each module.

Each full question will have sub questions covering all the topics under a module.

The students will have to answer 5 full questions, selecting one full question from each module.

## Textbooks:

- Sourav Sahay, Object Oriented Programming with C++, 2nd Ed, Oxford University Press,2006 1.
- 2. Herbert Schildt, Java The Complete Reference, 7th Edition, Tata McGraw Hill, 2007.

## **Reference Books:**

- 1. Mahesh Bhave and Sunil Patekar, "Programming with Java", First Edition, Pearson Education, 2008, ISBN: 9788131720806
- 2. Herbert Schildt, The Complete Reference C++, 4th Edition, Tata McGraw Hill, 2003.

3. Stanley B.Lippmann, Josee Lajore, C++ Primer, 4th Edition, Pearson Education, 2005.

4. Rajkumar Buyya, S Thamarasi selvi, xingchen chu, Object oriented Programming with java, Tata McGraw Hill education private limited.

5. Richard A Johnson, Introduction to Java Programming and OOAD, CENGAGE Learning.

E Balagurusamy, Programming with Java A primer, Tata McGraw Hill companies.

Mandatory Note: Every institute shall organize bridge course on C++, either in the vacation or in the beginning of even semester for a minimum period of ten days (2hrs/day). Maintain a copy of the report for verification during LIC visit.

Faculty can utilize open source tools to make teaching and learning more interactive.

Dept. Of Computer Science & Engineering Aiva's Institute of Engg. & Tour ...... Mijar, MOODBIDRI - 574 225

(Effective	DATA COMMUNICA	ATION	The state of the s
(=====	mom the academic v	ear 2019 2010	
Course Code	TO I EK - I	V	
Number of Contact Hours/Week	18CS46 3:0:0	CIE Marks	40
Total Number of Contact Hours	40	SEE Marks	60
		**	03
Course Learning Objectives: This cou  Comprehend the transmission te	CREDITS -3		THE R. P. LEWIS CO., LANSING, MICH. 491-1403
<ul> <li>Comprehend the transmission te</li> </ul>	chnique (180346) will enal	ble students to:	
Computer network that it	de of digital data	hetween to	Omputors
• Explain with the basics of data c	ommunication	data.	simputers and a
Explain with the basics of data c     Demonstrate Medium Access Co     Expose wireless and wireless and wireless.	ontrol protectly 6	rious types of computer i	networks:
Demonstrate Medium Access Co     Expose wireless and wired LANs  Module 1	or reli	iable and noisy channels	ictworks,
Module 1			
Introduct			Contac
and Administrations, Ne	tworks Network 75		Hours
Introduction: Data Communications, Ne and Administration, Networks Models: model, Introduction to Physical Layer-Impairment, Data Rate limits, P. 6.	Protocol Layering	es, Internet History, Stan	dards 08
Impairment Direction to Physical Laver-	1: Data and C:	P/IP Protocol suite, The	OSI
model, Introduction to Physical Layer- Impairment, Data Rate limits, Performance Textbook1: Ch. 1.1 to 1.5. 2.1 to 2.5.	e.	Digital Signals, Transmi	ssion
Textbook1: Ch 1.1 to 1.5, 2.1 to 2.3, 3.1,	3.3 to 3.6		
RBT: L1, L2	3.3 10 3.0		1
Module 2			1
Digital Transmission: Digital to digital of Manchester coding).  Physical Layer-2: Applicate the interest of the control of th	2000		
Manchester coding).	conversion (Only Line	coding: Polar, Binolar	and OO
Physical Layer-2: Analog to digital converting Transmission: Digital to analog co	rsion (only DOM =	, o point	and 08
Analog Transmission: Digital to analog co Fextbook1: Ch 4.1 to 4.3.5.1	onversion	nsmission Modes,	
CALDOOKI: CH 4.1 10 4 3 5 1			
RBT: L1, L2  Module 3			JM - X
andwidth Here			
andwidth Utilization: Multiplexing and S witching: Introduction Circuit Switch at N	pread Spectrum		
witching: Introduction, Circuit Switched N rror Detection and Correction: Introduction	etworks and Packet and	ois_t :	08
rror Detection and Correction: Introduction in the sextbook 1: Ch 6.1, 6.2, 8.1 to 8.3, 10.1 to 1	ion, Block coding Cyc	vitching.	
extbook1: Ch 6.1, 6.2, 8.1 to 8.3, 10.1 to 1 BT: L1, L2	0.4	the codes, Checksum,	
odule 4			-
ata link control. D. G			
ata link control: DLC services, Data link la ansition phases only).	ayer protocols. Point to	Point	
edia Access control D	· · · · · · · · · · · · · · · · · · ·	Fount protocol (Framing	g, 08
edia Access control: Random Access, Controduction to Data-Link Layer: Introduction	trolled Access and Che	nnoli	
roduction to Data-Link Layer: Introductive Addressing and subnetting: Classful are	on, Link-Laver Addre	annenzation,	-   -
v4 Addressing and subnetting: Classful arktbook1: Ch 9.1, 9.2, 11.1, 11.2 11.4, 12.1	nd CIDR addressing D	SSING, ARP	1 1
xtbook1: Ch 9.1, 9.2, 11.1, 11.2 11.4, 12.1 T: L1, L2	to 12.3. 18 4	HCP, NAT	
dule 5	-, 10.7		1 1
and Y 131		17,218	1 1
red LANs Ethernet: Ethernet Protocol	Standard Ethan	Fast Ethernet, Gigabit	
ernet and 10 Gigabit Ethernet,	, candala Einernet,	Fast Ethernet, Gigabit	08
reless LANs: Introduction, IEEE 802.11 Pro er wireless Networks: Cellular Telephony	Diect and Blustoot		1
va militiess (vormant. o	J MING DIUCIOOTH		

Textbook1: Ch 13.1 to 13.5, 15.1 to 15.3, 16.2

**RBT: L1, L2** 

## Course Outcomes: The student will be able to:

- Explain the various components of data communication.
- Explain the fundamentals of digital communication and switching.
- Compare and contrast data link layer protocols.
- Summarize IEEE 802.xx standards

## Question Paper Pattern:

- The question paper will have ten questions.
- Each full Question consisting of 20 marks
- There will be 2 full questions (with a maximum of four sub questions) from each module.
- Each full question will have sub questions covering all the topics under a module.
- The students will have to answer 5 full questions, selecting one full question from each module.

### Textbooks:

1. Behrouz A. Forouzan, Data Communications and Networking 5E, 5th Edition, Tata McGraw-Hill, 2013.

## Reference Books:

- Alberto Leon-Garcia and Indra Widjaja: Communication Networks Fundamental Concepts and Key architectures, 2nd Edition Tata McGraw-Hill, 2004.
- 2. William Stallings: Data and Computer Communication, 8th Edition, Pearson Education, 2007.
- 3. Larry L. Peterson and Bruce S. Davie: Computer Networks A Systems Approach, 4th Edition, Elsevier, 2007.
- Nader F. Mir: Computer and Communication Networks, Pearson Education, 2007.

Dept. Of Computer Science & Engineering Alva's Institute of Engg. & Technology Mijar, MOODBIDRI - 574 225

			SIS OF ALGORI' the academic yes SEMESTER – IV		RY
Course	e Co	The second secon	18CSL47	CIE Marks	40
Numb	er of	Contact Hours/Week	0:2:2	SEE Marks	60
Total 1	Num	ber of Lab Contact Hours	36	Exam Hours	03
			Credits - 2		
Cours	e Le	arning Objectives: This course (	18CSL47) will ena	able students to:	
•	De	sign and implement various algor	ithms in JAVA		
•		nploy various design strategies for			
•		easure and compare the performan	ce of different alg	orithms.	
Descri		ns (if any):			
	lan Edi Ins	sign, develop, and implement the guage under LINUX /Windows ition IDE tool can be used for devetallation procedure of the recoups and documented in the jou	environment. Netle elopment and dem quired software	beans / Eclipse or Int constration.	ellijIdea Communit
Progra					
1.					
	a.	Create a Java class called Studen  (i) USN  (ii) Name  (iii) Programme  (iv) Phone  Write a Java program to create references	a <i>Student</i> objects an		
		Phoneof these objects with suita			
	b.	Write a Java program to imp Display() methods to demonstra		using arrays. Write	Push(), Pop(), and
2.					
	a.	Design a superclass called <i>Staff</i> class by writing three subclast (skills), and <i>Contract</i> (period). objects of all three categories.	ses namely Teac	hing (domain, public	cations), Technical
	b.	Write a Java class called <i>Custom</i> format should be dd/mm/yyy dd/mm/yyyy> and display as considering the delimiter character.	y. Write method <name, dd,="" mr<="" td=""><td>ls to read customer</td><td>data as <name,< td=""></name,<></td></name,>	ls to read customer	data as <name,< td=""></name,<>
3.					
	a.	Write a Java program to read two Raise an exception when $b$ is equ	al to zero.	•	
	b.	Write a Java program that imple thread generates a random intege the number andprints; third threa	er for every 1 seco	nd; second thread com	putes the square of
4.		Sort a given set of <i>n</i> integer ecomplexity. Run the program for Plot a graph of the time taken veor can be generated using the radivide-and-conquer method wo average case and best case.	varied values of nersus non graph shandom number gerks along with its	t> 5000 and record the eet. The elements can nerator. Demonstrate to s time complexity an	e time taken to sort. be read from a file using Java how the alysis: worst case,
5.		Sort a given set of $n$ integer e	lements using Me	erge Sort method and	d compute its time

	complexity. Run the program for varied values of $n > 5000$ , and record the time taken to sort. Plot a graph of the time taken versus non graph sheet. The elements can be read from a file or can be generated using the random number generator. Demonstrate using Java how the divide-and-conquer method works along with its time complexity analysis: worst case, average case and best case.
6.	Implement in Java, the 0/1 Knapsack problem using (a) Dynamic Programming method (b) Greedy method.
7.	From a given vertex in a weighted connected graph, find shortest paths to other vertices using Dijkstra's algorithm. Write the program in Java.
8.	Find Minimum Cost Spanning Tree of a given connected undirected graph using Kruskal'salgorithm. Use Union-Find algorithms in your program
9.	Find Minimum Cost Spanning Tree of a given connected undirected graph using Prim's algorithm.
10.	Write Java programs to  (a) Implement All-Pairs Shortest Paths problem using Floyd's algorithm.  (b) Implement Travelling Sales Person problem using Dynamic programming.
11.	Design and implement in Java to find a subset of a given set $S = \{S1, S2,,Sn\}$ of $n$ positive integers whose SUM is equal to a given positive integer $d$ . For example, if $S = \{1, 2, 5, 6, 8\}$ and $d = 9$ , there are two solutions $\{1,2,6\}$ and $\{1,8\}$ . Display a suitable message, if the given problem instance doesn't have a solution.
12.	Design and implement in Java to find all <b>Hamiltonian Cycles</b> in a connected undirected Graph G of <i>n</i> vertices using backtracking principle.
Laborato	ry Outcomes: The student should be able to

Laboratory Outcomes: The student should be able to:

Design algorithms using appropriate design techniques (brute-force, greedy, dynamic programming, etc.)

 Implement a variety of algorithms such assorting, graph related, combinatorial, etc., in a high level language.

Analyze and compare the performance of algorithms using language features.

Apply and implement learned algorithm design techniques and data structures solve real-world problems.

## Conduct of Practical Examination:

- Experiment distribution
  - For laboratories having only one part: Students are allowed to pick one experiment from the lot with equal opportunity.

o For laboratories having PART A and PART B: Students are allowed to pick one experiment from PART A and one experiment from PART B, with equal opportunity.

- Change of experiment is allowed only once and marks allotted for procedure to be made zero of the changed part only.
- Marks Distribution (Courseed to change in accordance with university regulations)
  - e) For laboratories having only one part Procedure + Execution + Viva-Voce: 15+70+15 = 100 Marks
  - f) For laboratories having PART A and PART B
    - i. Part A Procedure + Execution + Viva = 6 + 28 + 6 = 40 Marks
    - ii. Part B Procedure + Execution + Viva = 9 + 42 + 9 = 60 Marks

	D EMBEDDED S the academic year SEMESTER – IV		ORY
Course Code	18CSL48	CIE Marks	40
Number of Contact Hours/Week	0:2:2	SEE Marks	60
Total Number of Lab Contact Hours	36	Exam Hours	03
A Veni . Veni .	Credits - 2		
Course Learning Objectives: This course (1	8CSL48) will enab	le students to:	, II
<ul> <li>Develop and test Program using ARM</li> </ul>	M7TDMI/LPC2148		
Conduct the experiments on an ARM	7TDMI/LPC2148	evaluation board using	evaluation version
of Embedded 'C' & Keil Uvision-4 to	ol/compiler.		

Descriptions (if any):

Programs List:	
PART A Conduct the following experiments by writing program using ARM7TDMI/LPC2148 using a	an
evaluation board/simulator and the required software tool.	

valuati	on board/simulator and the required software to	
1.	Write a program to multiply two 16 bit binary	numbers.

1.	Write a program to multiply two 16 bit binary numbers.	
	Write a program to find the sum of first 10 integer numb	e

- Write a program to find the sum of first 10 integer numbers.
- Write a program to find factorial of a number.
- Write a program to add an array of 16 bit numbers and store the 32 bit result in internal RAM
- Write a program to find the square of a number (1 to 10) using look-up table.
- Write a program to find the largest/smallest number in an array of 32 numbers.
- Write a program to arrange a series of 32 bit numbers in ascending/descending order.
- Write a program to count the number of ones and zeros in two consecutive memory locations.

## PART -B Conduct the following experiments on an ARM7TDMI/LPC2148 evaluation board using evaluation version of Embedded 'C' & Keil Uvision-4 tool/compiler.

- Display "Hello World" message using Internal UART.
- Interface and Control a DC Motor.
- 11. Interface a Stepper motor and rotate it in clockwise and anti-clockwise direction.
- 12. Determine Digital output for a given Analog input using Internal ADC of ARM controller.
  - Interface a DAC and generate Triangular and Square waveforms. 13.
  - Interface a 4x4 keyboard and display the key code on an LCD. 14.
  - Demonstrate the use of an external interrupt to toggle an LED On/Off. 15.
  - Display the Hex digits 0 to F on a 7-segment LED interface, with an appropriate delay in between

## Laboratory Outcomes: The student should be able to:

- Develop and test program using ARM7TDMI/LPC2148
- Conduct the following experiments on an ARM7TDMI/LPC2148 evaluation board using evaluation version of Embedded 'C' & Keil Uvision-4 tool/compiler.

## **Conduct of Practical Examination:**

- Experiment distribution
  - For laboratories having only one part: Students are allowed to pick one experiment from the lot with equal opportunity.
  - For laboratories having PART A and PART B: Students are allowed to pick one experiment from PART A and one experiment from PART B, with equal opportunity.
- Change of experiment is allowed only once and marks allotted for procedure to be made zero of the changed part only.
- Marks Distribution (Courseed to change in accoradance with university regulations)
  - g) For laboratories having only one part Procedure + Execution + Viva-Voce: 15+70+15 =

100 Marks

- h) For laboratories having PART A and PART B
  - i. Part A Procedure + Execution + Viva = 6 + 28 + 6 = 40 Marks
  - ii. Part B Procedure + Execution + Viva = 9 + 42 + 9 = 60 Marks

Dept. Of Computer Science & Engineering Alva's Institute of Engil, S. Technology Mijar, MOODBIDRI - 574 225

	B. E. Common to all Programmes
Ou	tcome Based Education (OBE) and Choice Based Credit System (CBCS) SEMESTER -II & III/IV
	Vyavaharika Kannada

Vyavaharika Kannada

	v yavanarika Kannad	a	And the second s
Course Code	18KVK28/39/49		
Teaching Hours/Week (L:T:P)	(0:2:0)	CIE Made	
Credits	01	CIE Marks	100
Course Learning Objectives:			

The course will enable the students to understand Kannada and communicate in Kannada language.

## Table of Contents:

Chapter - 1: Vyavaharika kannada – Parichaya (Introduction to Vyavaharika Kannada).

Chapter - 2: Kannada Aksharamale haagu uchcharane (Kannada Alpabets and Pronunciation).

Chapter - 3: Sambhashanegaagi Kannada Padagalu (Kannada Vocabulary for Communication).

Chapter - 4: Kannada Grammar in Conversations (Sambhashaneyalli Kannada Vyakarana).

Chapter - 5: Activities in Kannada.

## Course Outcomes:

At the end of the course, the student will be able to understand Kannada and communicate in Kannada language.

ಪರೀಕ್ಷೆಯ ವಿಧಾನ : ನಿರಂತರ ಆಂತರಿಕ ಮೌಲ್ಯಮಾಪನ – ಅಬಇ (ಅಡುಡುಟಿಗಳಾ ಬೆಟಿಣಜಾಟಿಟಿಟಿ ಇತುೆಟಿಗಳೊಚು):

ಕಾಲೇಜು ಮಟ್ಟದಲ್ಲಿಯೆ ಆಂತರಿಕ ಪರೀಕ್ಷೆಯನ್ನು 100 ಅಂಕಗಳಿಗೆ ವಿಶ್ವವಿದ್ಯಾಲಯದ

ನಿಯಮಗಳು ಮತ್ತು ನಿರ್ದೇಶನದಂತೆ ನಡೆಸತಕ್ಕದ್ದು.

ಖಿಜ್ಞಾಂಧಾರ್ಣ (ಪಠ್ಯಮಸ್ತಕ): ವ್ಯಾವಹಾರಿಕ ಕನ್ನಡ ಪಠ್ಯ ಮಸ್ತಕ (ಗಿಥಿಚಿತಬ್ಬಿಚಿಡಿಸ್ಟಾಚಿ ಏಚಿಟಟಚಿಜಚಿ ಖಿಜ್ಞಾಾ :ಡಾಞ) ಸಂಪಾದಕರು

ಡಾ. ಎಲ್. ತಿಮ್ಮೇಶ

ಪ್ರೊ. ವಿ. ಕೇಶವಮೂರ್ತಿ

ಪ್ರಕಟಣೆ : ಪ್ರಸಾರಾಂಗ, ವಿಶ್ವೇಶ್ವರಯ್ಯ ತಾಂತ್ರಿಕ ವಿಶ್ವವಿದ್ಯಾಲಯ, ಬೆಳಗಾವಿ.

Dept. Of Computer Science & Engineering Alva's institute of Engg. & Technology Mijar, MCODBIDRI - 574 225

## B. E. Common to all Programmes Outcome Based Education (OBE) and Choice Based Credit System (CBCS) SEMESTER -II / III / IV Aadalitha Kannada 18KAK28/39/49 Teaching Hours/Week (L:T:P) (0:2:0)CIE Marks

100

Credits ಆಡಳಿತ ಕನ್ನಡ ಕಲಿಕೆಯ ಉದ್ದೇಶಗಳು:

Course Code

ಪದವಿ ವಿದ್ಯಾರ್ಥಿಳಾಗಿರುವುದರಿಂದ ಆಡಳಿತ ಕನ್ನಡದ ಪರಿಚಯ ಮಾಡಿಕೊಡುವುದು.

01

- ವಿದ್ಯಾರ್ಥಿಗಳಲ್ಲಿ ಕನ್ನಡ ಭಾಷೆಯ ವ್ಯಾಕರಣದ ಬಗ್ಗೆ ಅರಿವು ಮೂಡಿಸುವುದು.
- ಕನ್ನಡ ಭಾಷಾ ರಚನೆಯಲ್ಲಿನ ನಿಯಮಗಳನ್ನು ಪರಿಚಯಿಸುವುದು.
- ಕನ್ನಡ ಭಾಷಾ ಬರಹದಲ್ಲಿ ಕಂಡುಬರುವ ದೋಷಗಳು ಹಾಗೂ ಅವುಗಳ ನಿವಾರಣೆ. ಮತ್ತು ಲೇಖನ ಚಿಹ್ನೆಗಳನ್ನು
- ಸಾಮಾನ್ಯ ಅರ್ಜಿಗಳು, ಸರ್ಕಾರಿ ಮತ್ತು ಅರೆ ಸರ್ಕಾರಿ ಪತ್ರವೃವಹಾರದ ಬಗ್ಗೆ ಅರಿವು ಮೂಡಿಸುವುದು.
- ಭಾಷಾಂತರ ಮತ್ತು ಪ್ರಬಂಧ ರಚನೆ ಬಗ್ಗೆ ಅಸಕ್ತಿ ಮೂಡಿಸುವುದು.
- ಕನ್ನಡ ಭಾಷಾಭ್ಯಾಸ ಮತ್ತು ಸಾಮಾನ್ಯ ಕನ್ನಡ ಹಾಗೂ ಆಡಳಿತ ಕನ್ನಡದ ಪದಗಳ ಪರಿಚಯ ಮಾಡಿಕೊಡುವುದು. ಪರಿವಿಡಿ (ಪಠ್ಯಮಸ್ತಕದಲ್ಲಿರುವ ವಿಷಯಗಳ ಪಟ್ಟ)

ಅಧ್ಯಾಯ – । ಕನ್ನಡಭಾಷೆ – ಸಂಕ್ಷಿಪ್ತ ವಿವರಣೆ.

ಅಧ್ಯಾಯ — 2 ಭಾಷಾ ಪ್ರಯೋಗದಲ್ಲಾಗುವ ಲೋಪದೋಷಗಳು ಮತ್ತು ಅವುಗಳ ನಿವಾರಣೆ.

ಅಧ್ಯಾಯ – 3 ಲೇಖನ ಚೆಹ್ನೆಗಳು ಮತ್ತು ಅವುಗಳ ಉಪಯೋಗ.

ಅಧ್ಯಾಯ – 4 ಪತ್ರ ವ್ಯವಹಾರ.

ಅಧ್ಯಾಯ – 5 ಆಡಳಿತ ಪತ್ರಗಳು.

ಅಧ್ಯಾಯ – 6 ಸರ್ಕಾರದ ಆದೇಶ ಪತ್ರಗಳು.

ಅಧ್ಯಾಯ – 7 ಸಂಕ್ಷಿಪ್ತ ಪ್ರಬಂಧ ರಚನೆ (ಪ್ರಿಸೈಸ್ ರೈಟಿಂಗ್), ಪ್ರಬಂಧ ಮತ್ತು ಭಾಷಾಂತರ.

ಅಧ್ಯಾಯ – 8 ಕನ್ನಡ ಶಬ್ದಸಂಗ್ರಹ.

ಅಧ್ಯಾಯ – 9 ಕಂಪ್ಯೂಟರ್ ಹಾಗೂ ಮಾಹಿತಿ ತಂತ್ರಜ್ಞಾನ.

ಅಧ್ಯಾಯ – 10 ಪಾರಿಭಾಷಿಕ ಆಡಳಿತ ಕನ್ನಡ ಪದಗಳು ಮತ್ತು ತಾಂತ್ರಿಕ/ ಕಂಪ್ಯೂಟರ್ ಪಾರಿಭಾಷಿಕ ಪದಗಳು. ಆಡಳಿತ ಕನ್ನಡ ಕಲಿಕೆಯ ಫಲಿತಾಂಶ'ಗಳು:

- ಆಡಳಿತ ಭಾಷೆ ಕನ್ನಡದ ಪರಿಚಯವಾಗುತ್ತದೆ.
- ವಿದ್ಯಾರ್ಥಿಗಳಲ್ಲಿ ಕನ್ನಡ ಭಾಷೆಯ ವ್ಯಾಕರಣದ ಬಗ್ಗೆ ಅರಿವು ಮೂಡುತ್ತದೆ.
- ಕನ್ನಡ ಭಾಷಾ ರಚನೆಯಲ್ಲಿನ ನಿಯಮಗಳು ಮತ್ತು ಲೇಖನ ಚಿಹ್ನೆಗಳು ಪರಿಚಯಿಸಲ್ಪಡುತ್ತವೆ.
- ಸಾಮಾನ್ಯ ಅರ್ಜಿಗಳು, ಸರ್ಕಾರಿ ಮತ್ತು ಅರೆ ಸರ್ಕಾರಿ ಪತ್ರವ್ಯವಹಾರದ ಬಗ್ಗೆ ಅರಿವು ಮೂಡುತ್ತದೆ.
- ಭಾಷಾಂತರ ಮತ್ತು ಪ್ರಬಂಧ ರಚನೆ ಬಗ್ಗೆ ಅಸಕ್ತಿ ಮೂಡುತ್ತದೆ.
- ಕನ್ನಡ ಭಾಷಾಭ್ಯಾಸ ಮತ್ತು ಸಾಮಾನ್ಯ ಕನ್ನಡ ಹಾಗೂ ಆಡಳಿತ ಕನ್ನಡದ ಪದಗಳು ಪರಿಚಯಿಸಲ್ಪಡುತ್ತವೆ.

ಪರೀಕ್ಷೆಯ ವಿಧಾನ : ನಿರಂತರ ಆಂತರಿಕ ಮೌಲ್ಯಮಾಪನ – ಅಥವ (ಅಡುಣಚಿಸರಾ ಥಟಣಚಿಸಿಟಿಟಿ ಇತಚಿಟೀಚಣಚಟ): ಕಾಲೇಜು ಮಟ್ಟದಲ್ಲಿಯೆ ಆಂತರಿಕ ಪರೀಕ್ಷೆಯನ್ನು 100 ಅಂಕಗಳಿಗೆ ವಿಶ್ವವಿದ್ಯಾಲಯದ ನಿಯಮಗಳು ಮತ್ತು ನಿರ್ದೇಶನದಂತೆ ನಡೆಸತಕ್ಕದ್ದು,

ಪಠ್ಯಮಸ್ತಕ: ಆಡಳಿತ ಕನ್ನಡ ಪಠ್ಯ ಮಸ್ತಕ (ಏಚಿಟಟಿಚಿಜಿಟಿ ಜಿಡು ೧ಜಿಡಿಟಿಗಾಡಿಟಿಡಿಡು)

ಸಂಪಾದಕರು

ಡಾ. ಎಲ್. ತಿಮ್ಮೇಶ

ಪ್ರೂ. ವಿ. ಕೇಶವಮೂರ್ತಿ

ಪ್ರಕಟಣೆ : ಪ್ರಸಾರಾಂಗ, ವಿಶ್ವೇಶ್ವರಯ್ಯ ತಾಂತ್ರಿಕ ವಿಶ್ವವಿದ್ಯಾಲಯ, ಬೆಳಗಾವಿ.

Dept. Of Computer Science & Engineering Alva's Institute of Engg. & Technology Mijar, MOODBIDRI - 574 225