ANALOG AND DIGITAL ELECTRONICS [As per Choice Based Credit System (CBCS) scheme] (Effective from the academic year 2017 -2018) SEMESTER - III					
Subject Code	17CS32	IA Marks	40	40	
Number of Lecture Hours/Week	04	Exam Marks	60		
Total Number of Lecture Hours	50	Exam Hours	03	03	
CS."	CREDI	ΓS – 04			
Module -1				Teaching Hours	
Field Effect Transistors: Junction Fiel and MOSFETs, Biasing MOSFETs, F Integrated Circuit(IC) Multivibrators. I Opamp, Performance Parameters, Op Circuit, Comparator, Active Filters, Voltage Converter, Voltage-To-Current Text book 1:- Ch5: 5.2, 5.3, 5.5, 5.8, 5. 17.15, 17.18, 17.19, 17.20, 17.21.)	ET Applications, ntroduction to C erational Amplication-Linear Amplication Converter.	CMOS Devices. Wave Operational Amplifier: fier Application Circ lifier, Relaxation Osci	e-Shaping Circuits: Ideal v/s practical uits:Peak Detector llator, Current-To-	10 Hours	
Module -2 The Basic Gates: Review of Basic Log Combinational Logic Circuits: Sum-	ric gates, Positive of-Products Meth	and Negative Logic, Into	troduction to HDL.	10 Hours	
Quads, and Octets, Karnaugh Simplif Product-of-sums simplifications, Simplicovers, HDL Implementation Models. Text book 2:- Ch2: 2.4, 2.5. Ch3: 3.2 t	ications, Don't-ca	re Conditions, Produc	t-of-sums Method		
Module – 3					
Data-Processing Circuits: Multiplexers, Demultiplexers, 1-of-16 Decoder, BCD to Decimal Decoders, Seven Segment Decoders, Encoders, Exclusive-OR Gates, Parity Generators and Checkers, Magnitude Comparator, Programmable Array Logic, Programmable Logic Arrays, HDL Implementation of Data Processing Circuits. Arithmetic Building Blocks, Arithmetic Logic Unit Flip- Flops: RS Flip-Flops, Gated Flip-Flops, Edge-triggered RS FLIP-FLOP, Edge-triggered D FLIP-FLOPs, Edge-triggered JK FLIP-FLOPs. Text book 2:- Ch 4:- 4.1 to 4.9, 4.11, 4.12, 4.14.Ch6:-6.7, 6.10.Ch8:- 8.1 to 8.5.				10 Hours	
Module-4	-				
Flip- Flops: FLIP-FLOP Timing, JK M Various Representation of FLIP-FLOPs Registers, Serial In - Serial Out, Serial In Out, Universal Shift Register, Applicat Counters: Asynchronous Counters, Dec Modulus.	, HDL Implement n - Parallel out, Pa tions of Shift Reg	ation of FLIP-FLOP. Rarallel In - Serial Out, F gisters, Register impler chronous Counters, Ch	Registers: Types of Parallel In - Parallel nentation in HDL. anging the Counter	10 Hours	

Module-5

Counters: Decade Counters, Presettable Counters, Counter Design as a Synthesis problem, A Digital Clock, Counter Design using HDL. D/A Conversion and A/D Conversion: Variable, Resistor Networks, Binary Ladders, D/A Converters, D/A Accuracy and Resolution, A/D Converter-Simultaneous Conversion, A/D Converter-Counter Method, Continuous A/D Conversion, A/D Techniques, Dual-slope A/D Conversion, A/D Accuracy and Resolution. Text book 2:- Ch 10: 10.5 to 10.9. Ch 12: 12.1 to 12.10

10 Hours

Course outcomes: After Studying this course, students will be able to

- Explain the operation of JFETs and MOSFETs, Operational Amplifier circuits and their application
- Explain Combinational Logic, Simplification Techniques using Karnaugh Maps, Quine McClusky
- Demonstrate Operation of Decoders, Encoders, Multiplexers, Adders and Subtractors, working of Latches, Flip-Flops, Designing Registers, Counters, A/D and D/A Converters
- Design of Counters, Registers and A/D & D/A converters

Question paper pattern:

The question paper will have ten questions.

There will be 2 questions from each module.

Each question will have questions covering all the topics under a module.

The students will have to answer 5 full questions, selecting one full question from each module.

1. Anil K Maini, Varsha Agarwal: Electronic Devices and Circuits, Wiley, 2012.

2. Donald P Leach, Albert Paul Malvino & Goutam Saha: Digital Principles and Applications, 8th

Reference Books:

- 1. Stephen Brown, Zvonko Vranesic: Fundamentals of Digital Logic Design with VHDL, 2nd Edition, Tata
- 2. R D Sudhaker Samuel: Illustrative Approach to Logic Design, Sanguine-Pearson, 2010.
- 3. M Morris Mano: Digital Logic and Computer Design, 10th Edition, Pearson, 2008.

Dept. Of Computer Science & Engineering Alva's Institute of Engg. & Toonsolust Mijer, MOODBIDRI - 574 225