

**ADVANCED COMPUTER ARCHITECTURES**  
**[As per Choice Based Credit System (CBCS) scheme]**  
**(Effective from the academic year 2016 -2017)**  
**SEMESTER – VII**

Subject Code	15CS72	IA Marks	20
Number of Lecture Hours/Week	4	Exam Marks	80
Total Number of Lecture Hours	50	Exam Hours	03

**CREDITS – 04**

**Course objectives:** This course will enable students to

- Describe computer architecture.
- Measure the performance of architectures in terms of right parameters.
- Summarize parallel architecture and the software used for them.

**Module – 1**

**Teaching Hours**

Theory of Parallelism: Parallel Computer Models, The State of Computing, Multiprocessors and Multicomputer, Multivector and SIMD Computers, PRAM and VLSI Models, Program and Network Properties, Conditions of Parallelism, Program Partitioning and Scheduling, Program Flow Mechanisms, System Interconnect Architectures, Principles of Scalable Performance, Performance Metrics and Measures, Parallel Processing Applications, Speedup Performance Laws, Scalability Analysis and Approaches.

**10 Hours**

**Module – 2**

Hardware Technologies: Processors and Memory Hierarchy, Advanced Processor Technology, Superscalar and Vector Processors, Memory Hierarchy Technology, Virtual Memory Technology.

**10 Hours**

**Module – 3**

Bus, Cache, and Shared Memory, Bus Systems, Cache Memory Organizations, Shared Memory Organizations, Sequential and Weak Consistency Models, Pipelining and Superscalar Techniques, Linear Pipeline Processors, Nonlinear Pipeline Processors, Instruction Pipeline Design, Arithmetic Pipeline Design (Upto 6.4).

**10 Hours**

**Module – 4**

Parallel and Scalable Architectures: Multiprocessors and Multicomputers, Multiprocessor System Interconnects, Cache Coherence and Synchronization Mechanisms, Three Generations of Multicomputers, Message-Passing Mechanisms, Multivector and SIMD Computers, Vector Processing Principles, Multivector Multiprocessors, Compound Vector Processing, SIMD Computer Organizations (Upto 8.4), Scalable, Multithreaded, and Dataflow Architectures, Latency-Hiding Techniques, Principles of Multithreading, Fine-Grain Multicomputers, Scalable and Multithreaded Architectures, Dataflow and Hybrid Architectures.

**10 Hours**


**Module – 5**

Software for parallel programming: Parallel Models, Languages, and Compilers, Parallel Programming Models, Parallel Languages and Compilers, Dependence Analysis of Data Arrays, Parallel Program Development and Environments, Synchronization and Multiprocessing Modes, Instruction and System Level Parallelism, Instruction Level Parallelism, Computer Architecture, Contents, Basic Design Issues, Problem Definition, Model of a Typical Processor, Compiler-detected Instruction Level Parallelism, Operand Forwarding, Reorder

**10 Hours**



Buffer, Register Renaming ,Tomasulo's Algorithm ,Branch Prediction, Limitations in Exploiting Instruction Level Parallelism ,Thread Level Parallelism.	
<b>Course outcomes:</b> The students should be able to:	
<ul style="list-style-type: none"> <li>• Explain the concepts of parallel computing and hardware technologies</li> <li>• Compare and contrast the parallel architectures</li> <li>• Illustrate parallel programming concepts</li> </ul>	
<b>Question paper pattern</b> The question paper will have ten questions. There will be 2 questions from each module. Each question will have questions covering all the topics under a module. The students will have to answer 5 full questions, selecting one full question from each module.	
<b>Text Books:</b> <ol style="list-style-type: none"> <li>1. Kai Hwang and Naresh Jotwani, Advanced Computer Architecture (SIE): Parallelism, Scalability, Programmability, McGraw Hill Education 3/e. 2015</li> </ol>	
<b>Reference Books:</b> <ol style="list-style-type: none"> <li>1. John L. Hennessy and David A. Patterson, Computer Architecture: A quantitative approach, 5th edition, Morgan Kaufmann Elseveir, 2013</li> </ol>	

  
H.O.D.  
Dept. Of Computer Science & Engineering  
Alva's Institute of Engg. & Technology  
Mijar, MOODBIDRI - 574 225