



Computer Science and Engineering (CSE)

Course Name: Advanced Computer Architectures

Subject Name (Subject Code): 17CS72/15CS72

Class: VII A & B Sections

Dr.Manjunath Kotari & Mr. Madhusudhan S
Professor & Head, Sr. Asst. Professor

2020-21



Department of Computer Science and Engineering (CSE)

Faculty Details

Name

: Dr. Manjunath Kotari & Mr. Madhusudhan S

Qualification

Ph.D

M.Tech

Department

CSE

Phone Number

9449586008

9480544177

Email ID

mkotari@aiet.org.in,madhusudhan@aiet.org.in

Specimen Signature

Aley



Shobhavana Campus, Mijar, Moodbidri, D.K - 574225
DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING
ACADEMIC CALENDAR (2020-2021)-ODD

Sl.No	Departmental Activities	
1.	Commencement of Online Classes	Dates
		01st Sep, 2020
2.	Final Year Project Synopsis Submission	30th Sep, 2020
3.	FDP: FDP on "How to improve the Quality in Teaching Learnin Process" (Online Mode)	
4.	Process" (Online Mode) Submission of Assignment-1	g 2 nd & 3 rd Oct, 2020
-		Oct 2 nd Week 2020
5.	Final year Project Screening	19th Oct, 2020
6.	Alva's Technothon 2020	
7.	Final year Project Phase-I Evaluation	23rd Oct 2020 to 12th Nov, 202
0		28th to 31st Dec, 2020
8.	Commencement of Offline Classes	17th Nov, 2020
9.	I.A Test -1	
10.	Submission of Assignment-2	17 th -19 th Nov, 2020
11.		Nov 3rd Week 2020
11.	Webinar on "How to crack Tech Giants "	20th Nov, 2020
12.	Submission of VTU- Non Credit Activity Report	
13.	Webinar on "British Council IELTS for higher studies"	30th Nov, 2020
14.	Webinar on "Notice 17:	4th Dec,2020
- 11	Webinar on "National Education Policy – Role of Teachers in Higher Education"	5th Dec, 2020
15.	Forum Activity: C Kaliyona for 2 nd year Mechanical Students	
16.	Forum Activity: Linux Awareness for 1st year Chemistry Cycle	2 nd week of Dec, 2020
	I.A Test -2	18th and -19th Dec,2020
		21st -23rd Dec, 2020
18.	Forum Activity: C Kaliyona for 2 nd year Mechanical Students	Last week of Dec, 2020
19.	Forum Activity: Linux Awareness for 1st year Physics Cycle	
	Submission of Assignment-3	01st and 02nd Jan,2021
		Jan 2nd week 2021
	Technical Talk on "How to prepare for the Industries"	4th Jan, 2021
22. T	Tech Club Activity: HTML Awareness for 1st year	
	ech Club Activity: WarTecx Dept. Tech club event	4th & 6th Jan,2021
		8 th & 9 th Jan,2021
	A Test -3 for 3 rd and final year students	13 th -16 th Jan, 2021
25. I.	A lest -3 for 2 nd year students	
		15 th – 17 th Feb, 2021

Approved by HODICSE(IQAC CHairingshing Alva's Institute of Enga. & Technology Mijar, MOODBIDRI - 574 225



Shobhavana Campus, Mijar, Moodbidri, D.K - 574225 Phone: 08258-262725, Fax: 08258-262726

Individual Faculty Time Table DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

Acader	nic Year	2020-21	Facult	y Name	Dr.Manjunath Kotari (AMK)				
	ester	ODD	Design	nation	Professor & Head				
Time	9.00 To 9.55	9.55 To 10.50	11.10 To 12.05	To To		2.00 To 3.00	3.00 To 4.00	4.00 -To 5.00	
MON					UN		ACA (7A)	0.00	
TUE			ACA (7A)		C H		(112)		
WED		ACA (7A)			В				
THU					R E				
FRI			ACA (7A)		A K				
SAT		ACA (7A)							
4									
UNITS:	The	ory:10	LAB:	Others: -		TOTAL	UNITS: 10)	
	A	llocation o	of Subjects	(Subjects	with S	ıbject Cod	le)		
17CS72			rchitecture (*			*	
			Resp	onsibilitie	S				
Head of th	ne Departn	nent (H.O.D))						

Time Table Coordinator

Dept. Head of the Departmentology
Alva's Institute

Milar MOODBIDRI - 574 225



Shobhavana Campus, Mijar, Moodbidri, D.K - 574225 Phone: 08258-262725, Fax: 08258-262726

Individual Faculty Time Table DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

Acade	mic Year	2020-21	Facult	y Name		Mr. Mad	lhusudhan S		
	ıester	ODD	Design	nation		Sr. Asst. Professor			
Time	9.00 To 9.55	9.55 To 10.50	11.10 To 12.05	То То		2.00 3.00 4. To To T			
MON	ACA (7B)		DAD (5B)		L U N	3.00 4.00 5.00 ADE LAB 3A B-1			
TUE					C H	ADE LAB 3B B-1			
WED	ACA (7B)		7	DAD (5B)			SEMINA	R 7B	
THU			DAD (5B)		RE	ADE LAB 3A B-2 ACA			
FRI	ACA (7B)			DAD (5B)	A K	ADE LAB 3B B-2			
SAT			ACA (7B)						
			1						
UNITS:	Theo	ry:18	LAB: 11	Others:0	1	TOTAL	UNITS: 30		
	Al	location o	of Subjects	(Subjects	with St	ıbject Code	e)		
17CS72			rchitecture (
17CS564	Dot Net Fra	amework for	Application	Developme	nt (DAD)		-5		
			Resp	onsibilitie	s				
Innovatio	n & We Clu	b, NBA- Cr	iteria 4 , St			r			

Time Table Coordinator



Shobhavana Campus, Mijar, Moodbidri, D.K - 574225

Phone: 08258-262725, Fax: 08258-262726

Time Table DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

Academic Year		Scheme	Sem	ester	Sec	tion	Class Co	Class Coordinator		
2020)-21	2017	v	II .	F	4	Mrs. Ve		Room No	
Time	9.00	9.55	10.50	11.10	12.05	1.00	2.00	3.00	4.00	
Day	To 9.55	To 10.50	To 11.10	To 12.05	To	То	То	То	То	
	2.00	10.00	11.10	14.05	1.00	2.00	3.00	4.00	5.00	
MON	WTA	←	WT	LAB	······>		SAN	ACA	ML	
TUE	WTA	ML		ACA	USP			JECT/SEN		
WED	WTA	ACA		SAN	ML	U	USP	PROJECT	S/SEMINAF	
THU	ML	SAN	2 P	WTA	USP	N C	←	ML LAB	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
FRI	SAN	USP		ACA	ML	H	←PROJECT/SEMINAR			
SAT	SAN	ACA		USP	WTA	Park To			- 1	
e daren er	A Commence	55 ¹⁷ 7.75	- 1 T	Allocati	on of Subj	ects		A Section of the Control of the Cont		
MATERIAL SECTION	and the second	Subje	cts	7 7 7 7 7 7 7			Staff	c	Staff	
17CS71	to a second	Web	Techno	daw.			19 to 12 18 18 18 18 18 18		Code	
	WTA	Applica		nogy	and i	ts Dr.N	Iohideen Bad	husha S.	MBS	
17CS72	ACA			uter Arc	hitecture	Dr 1	Waniunath K	atoui.	AMK	
CS73	ML		e Learnii				Dr. Manjunath Kotari Mrs. Veena M			
17CS744	USP		stem Pro		ng		Mr. Venkatesh			
17CS754	SAN		Area Ne		8		Megha D. He	Notice of	VKT	
17CSL76			e Learnir				Veena M	gae	MDH	
	ML LAB			3			Megha D. Heg	gde	- VM MDH	
17CSL77	WT LAB	Web To Mini Pro		y Labor	atory wit		ohideen Bad Abdul Khader	husha S.	MBS	
17CSP78	PROJECT	Project	Phase -I	/ Semina	ur)		Iarish Kunder		HK	
	WORK/		. ,				lohideen Badhu	sha S.	MBS	
	SEMINAR					Mr. V	'enkatesh		VKT	
							onanki Surendr		KSU	
						Ms. S	hruthi Shetty J.		SSJ	
						IVIS. IV	legha D. Hegde		MDH	
							Veena M. ranitha		VM	
						1,13. 1	anna		PR	

Time Table Coordinator Dept. Of Gornguter Felence & Engineering
Alva's Institute, O.D. 32. & Technology

TRINGIPAL Principal & technology,



Shobhavana Campus, Mijar, Moodbidri, D.K - 574225

Time Table with effect from 01/09/2020 DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

						W-	Class Coor	dinator	
Academic	Year	Scheme	Semester	Section	Ro	oom No	Class Cool	GIIIatoi	
2020-2	21	2017	VII						
Time Day	9.00 To 9.50	10.00 To 10.50	11.00 To 11.50	12.00 To 12.50	1.00 To 2.00	2.00 To 3.00	3.00 To 4.00	4.00 To 5.00	
MON	WT	ACA	ML	USP		SEN	IINAR/PROJEC	CT	
TUE	SAN	USP	ACA	ML		WA CHI	WT LAB		
WED	ML	WT	SAN	USP	U	SEN	IINAR/PROJEC	T	
THU	WT	SAN	USP	ACA	N C	18 C 1 PG 1	ML LAB		
FRI	SAN	ML	ACA	WT	Н	USP	SEMINAR/PROJEC		
SAT	ML	WT	ACA	SAN		weak and	1000 100 100 100 100 100 100 100 100 10	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
rosv	Sec. 2011-1-1813	er jan en	Allo	cation of S	ubjects				
	E T	Subjects		a jage	3.5	Staffs	er.	Staff Code	
17CS71	wr		Technology a	and its	Dr.Moh	ideen Badhus	ha S.	MBS	
17CS72	ACA		nced Comput	ter	Dr. Mai	Dr. Manjunath Kotari			
17CS73	ML	Mach	ine Learning	Company of the second	Mr.Say	eesh		SS	
17CS744	USI	Unix	System Prog	ramming	Mr. Vei	nkatesh	ACC ACC	VKT	
17CS754	SAN	Stora	ge Area Netv	work	Mr. Viv	ek Sharma S.		vss	
17CSL76	MLL	AB Mach	ine Learning	Lab	Mr.Say	eesh		SS	
17CSL77	WT L		Technology I Mini Project		Dr.Moh	Dr.Mohideen Badhusha S.			
17CSP78	SEMIN PROJI	AR/ Proje	ct Phase -I /		r Mr.Harish Kunder Mrs. Vidya			HK VD	

Time Table Cool dinator

Head of the Department

Dept. Of Com.

Alva's Institution 1 193. & Technology

Mijar, MOODBIDRI - 574 225

Principal PRINCIPAL

Clea's Institute of Engg. & Technology. Cliffy, MOODSIDEL - 574 225, D.K.

[As per Choice Ba (Effective from	ased Credit Sy	ARCHITECTURES estem (CBCS) scheme] c year 2017 - 2018) - VII		
Subject Code	17CS72	IA Marks		40
Number of Lecture Hours/Week	4	Exam Marks		60
Total Number of Lecture Hours	50	Exam Hours	03	
	CREDITS -	04		
Module – 1				Teaching Hours
Theory of Parallelism: Parallel Co Multiprocessors and Multicomputer and VLSI Models, Program and Net Program Partitioning and Schedul Interconnect Architectures, Principle Metrics and Measures, Parallel Proc Laws, Scalability Analysis and Appro Module – 2	Multivector a twork Properti- ing, Program les of Scalable cessing Applic	nd SIMD Computers, Pes, Conditions of Paralle Flow Mechanisms, Sy e Performance, Perform	RAM elism, ystem nance	10 Hours
Hardware Technologies: Processors a Technology, Superscalar and Vector Virtual Memory Technology.				10 Hours
Module – 3	2 0	2 1 16 0 1		40.77
Bus, Cache, and Shared Memory, E., Shared Memory Organizations, S., Pipelining and Superscalar Technic Pipeline Processors, Instruction Pipeline (Upto 6.4).	equential and ques ,Linear P	Weak Consistency Mipeline Processors, Non	odels	10 Hours
Module – 4				
Mechanisms ,Multivector and SIMI ,Multivector Multiprocessors ,Comp Organizations (Upto 8.4),Scalable, Latency-Hiding Techniques, Primulticomputers, Scalable and Multit Architectures.	of Multico O Computers, bound Vector Multithreaded, nciples of	herence and Synchronize omputers ,Message-Pa Vector Processing Prince Processing ,SIMD Com- and Dataflow Architect Multithreading, Fine-	eation essing ciples eputer tures, Grain	10 Hours
Module – 5				
Software for parallel programming: "Parallel Programming Models, Para Analysis of Data Arrays "Parallel Synchronization and Multiprocessin Parallelism, Instruction Level Para Basic Design Issues "Problem Deg. Compiler-detected Instruction Level Buffer, Register Renaming "Tor Limitations in Exploiting Instruc	llel Languages Program Deveng Modes. In: llelism ,Compefinition ,Mod Parallelism ,Compasulo's Algorithms	and Compilers ,Dependelopment and Environment struction and System outer Architecture ,Combel of a Typical Proceeding ,Reporthm ,Branch Prediction	dence nents, Level tents, essor order ction,	10 Hours
	CHOIL DOVOL	i didilonomi, i mead	DOVE	
Parallelism.				

- Understand the concepts of parallel computing and hardware technologies
- Illustrate and contrast the parallel architectures
- Recall parallel programming concepts

Question paper pattern

The question paper will have ten questions.

There will be 2 questions from each module.

Each question will have questions covering all the topics under a module.

The students will have to answer 5 full questions, selecting one full question from each module.

Text Books:

1. Kai Hwang and Naresh Jotwani, Advanced Computer Architecture (SIE): Parallelism, Scalability, Programmability, McGraw Hill Education 3/e. 2015

Reference Books:

1. John L. Hennessy and David A. Patterson, Computer Architecture: A quantitative approach, 5th edition, Morgan Kaufmann Elseveir, 2013



Shobhavana Campus, Mijar, Moodbidri, D.K - 574225

Phone: 08258-262725, Fax: 08258-262726

Department of Computer Science and Engineering

SEMESTER VII

Course Code: 17CS72 | Course Name: Advanced Computer Architectures (ACA)

Course Teacher: Dr. Manjunath Kotari

Course Outcomes: After studying this course, students will be able to:

CO Numbers	Course Outcomes	Blooms Level	Target Level
17CS72.1	Differentiate the parallel computer models and Identify the performance metrics of scalable parallel computers.	Apply (L3)	2
17CS72.2	Analyse the various hardware technologies using processors and memory hierarchy.	Analyse (L4)	2
17CS72.3	pipelining environment in a processor	Apply (L3)	2
176572.4	Compare and contrast the parallel and scalable architectures	Apply (L3)	2
17CS72.5	Demonstrate the software for parallel programming concepts	Apply (L3)	2

CO-PO/CO-PSO Mapping Matrix:

CO Numbers	PO1	PO2	PO3	P04	PO5	P06	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
CO1	2	2	1	2								1	2	2	
CO2	2	2	1	1		1						2		1	1
CO3	2	2	2	1				•				1	1	2	
CO4	2	2	2	2								1	1	2	
CO5	2	2	2	1	1	1						2	1	1	
Avg	2	2	1.6	1.4	1	1		é				1.4	1.25	1.6	· 1

CO-PO/CO-PSO Mapping Matrix Justification: Student should have

CO Numbers		Justification									
10CS72.1	PO1	Moderately applying engineering knowledge about parallel computir solve simple problems.									
	PO2	Moderately analyse the problems of parallel computing and performance metrics									
	PO3	Low level of design & development of theory of parallelism									
	PO4	Moderately applied for research based knowledge of theory of parallelism									
	PO12	Low level of mapping for lifelong learning of theory of parallelism									
	PSO1	Moderately mapped for professional skills with respect to parallel computing									
	PSO2	Moderately mapped for problem solving in parallel computing									
17CS72.2	PO1	Adequate knowledge on memory technologies and processors to analyse related problems of processors.									
	PO2	Moderate knowledge on problem analysis of hardware technologies									
	PO3	Low mapping to design & development of solutions because here student are able to understand the technologies									
	PO4	Low level of research knowledge assessed about memory and processor technologies									
	P06	Low level of engineer and society is required to judge the hardware technologies									



Shobhavana Campus, Mijar, Moodbidri, D.K - 574225

Phone: 08258-262725, Fax: 08258-262726

		Department of Computer Science and Engineering
	PO12	Moderate level of life long learning will be developed for further usages
		of parallel programming concepts in different software development.
	PSO1	Slightly professional skills will be developed after use of parallel programming concepts
*	PSO2	Slightly problem solving skills will be developed after use of parallel programming concepts

Course Teacher Signature with date IQAC Member Signature with date

IQAC Chairman Signature with date



Shobhavana Campus, Mijar, Moodbidri, D.K - 574225

Phone: 08258-262725, Fax: 08258-262726

		Department of Computer Science and Engineering
	PO12	
	1012	Moderate level of lifelong learning to learn about architecture technologies
	PSO2	Low level of problem solving skills required in hardware technologies
	PSO3	Low level of entrepreneurship knowledge is required for hardware
		technologies
17CS72.3		Moderate engineering knowledge is needed to apply the operation of performance enhancements in ILP.
	PO2	Moderate problem analysis is needed to apply the operation of performance enhancements in ILP.
	PO3	Moderately mapped for design & development of solutions to apply the operation of performance enhancements in ILP.
	PO4	Low level is mapped for Conduct investigations of complex problems to apply the operation of performance enhancements in ILP
•	PO12	Low level is mapped for Lifelong learning because apply the operation of performance enhancements in ILPs are very less
	PSO1	Low level is mapped for Professional Skills because apply the operation of performance enhancements in ILPs.
	PSO2	Moderate level of problem solving skills required to apply performance enhancements of ILPs
17CS72.4	PO1	Sufficient Engineering knowledge enough to distinguish between the different architecture.
	PO2	Moderate level problem analysis enough to compare the different architectures
	PO3	Moderate level design & development is needed to conclude the features of the different architectures
	PO4	Moderate level research based analysis is needed to compare the features of the different architectures
	PO12	Slight lifelong learning will be required to distinguish between the architectures
•	PSO1	Slight professional skills will be developed for comparing the different architectures
	PSO2	Moderate level problem solving skills will be developed after comparing the different architectures
17CS72.5	PO1	Enough engineering knowledge is required on Software for parallel programming concepts.
	PO2	Sufficient problem analysis is needed to write problem statement on Software for parallel programming concepts.
	PO3	Moderate level of design & development of solutions needed on Software for parallel programming concepts.
	PO4	Slight research based analysis is required to understand the Software for parallel programming concepts.
	PO5	Slight modern tool will be used to analyse the parallel programming concepts.
	P06	Slight engineer & society needs will be analysed here understand the Software for parallel programming concepts.



Shobhavana Campus, Mijar, Moodbidri, D.K - 574225 DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

Lesson Delivery Plan, Execution Status and Progress Monitoring

Academic Year: 2020-21

Semester: VII

Subject code: 17CS72/15CS72

Name of the Faculty: Dr.Manjunath Kotari & Mr. Madhusudhan S

Subject: Advanced Computer Architectures

Hrs required as per Syllabus: 50 hrs

Additional Classes required: 10

	Lesson Delivery Plan	Executi	on Status	Progress Monitoring
Modul	e No: 1.			
	ed Start Date : 01/09/2020 Planned Completion Hrs:12	n Date: 21/0	9/2020	Planned Hrs: 10
Class No	Portion to be covered per hour	Regular Class Date	Extra Class Date	Content Beyond the Syllabus to fill the Gap
01	Parallel Computer Models, The State of Computing	01/09/20		
02	Multiprocessors and Multicomputer ,Multivector and SIMD Computers	03/09/20		Introduction to MIPS Processor
03	PRAM and VLSI Models, Program and Network Properties	04/09/20		Architecture using QtSpim simulator.
04	Conditions of Parallelism, Program Partitioning and Scheduling	07/09/20	09/09/20	Assignment Questions on above
05	Program Flow Mechanisms, System Interconnect Architectures	11/09/20		topics
06	Principles of Scalable Performance	14/09/20		
07	Performance Metrics and Measures	16/09/20		
08	Parallel Processing Applications	18/09/20	21/09/20	
09	Speedup Performance Laws	23/09/20		
10	Scalability Analysis and Approaches	28/09/20		



Shobhavana Campus, Mijar, Moodbidri, D.K - 574225 DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

	Lesson Delivery Plan	Executi	on Status	Progress Monitoring			
Modul	Module No: 2.						
Plann	Planned Start Date: 23/09/2020 Planned Completion Date: 21/10/2020			Planned Hrs: 10 Actual Hrs:13			
Class No	Portion to be covered per hour	Regular Class Date	Extra Class Date	Content Beyond the Syllabus to fill the Gap			
01	Processors and Memory Hierarchy	30/09/20		•			
02	Processors and Memory Hierarchy	01/10/20	05/10/20				
03	Advanced Processor Technology	06/10/20					
04	Advanced Processor Technology	08/10/20					
05	Superscalar and Vector Processors	12/10/20	14/10/20	Case Study of Various Architectures :- ARM vs ATOM Processors, Intel Processors -			
06	Superscalar and Vector Processors	15/10/20		Pentium Pro I/II/III, Intel Processors -			
07	Memory Hierarchy Technology	19/10/20		Pentium-4, M			
08	Memory Hierarchy Technology	21/10/20					
09	Virtual Memory Technology	22/10/20	26/10/20				
10	Virtual Memory Technology	27/10/20					



Shobhavana Campus, Mijar, Moodbidri, D.K - 574225 DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

Lesson Delivery Plan		Execution Status		Progress Monitoring			
Modul	Module No: 3.						
Planne	Planned Start Date :22/10/2020 Planned Completion Date: 16/11/2020 Planned Hrs : 10 Actual Hrs:12						
Class No	Portion to be covered per hour	Regular Class Date	Extra Class Date	Content Beyond the Syllabus to fill the Gap			
01	Bus Systems	28/10/20					
02	Bus Systems	02/11/20		•			
03	Cache Memory Organizations	05/11/20	06/11/20				
04	Shared Memory Organizations	09/11/20		Case Study of : Intel Processors – i5 vs i7, Intel Processors – Core2-Duo			
05	Sequential and Weak Consistency Models	11/11/20		vs i3			
06	Pipelining and Superscalar Techniques	12/11/20					
07	Linear Pipeline Processors	16/11/20	17/11/20				
08	Nonlinear Pipeline Processors	19/11/20					
09	Instruction Pipeline Design	20/11/20					
10	Arithmetic Pipeline Design	23/11/20					



Shobhavana Campus, Mijar, Moodbidri, D.K - 574225 DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

	Lesson Delivery Plan	Execution Status		Progress Monitoring
Modul	e No: 4.			
Plann	ed Start Date : 17/11/2020 Planned Completion	Date: 07/1	2/2020	Planned Hrs: 10 Actual Hrs:13
Class No	Portion to be covered per hour	Regular Class Date	Extra Class Date	Content Beyond the Syllabus to fill the Gap
01	Multiprocessors and Multicomputers, Multiprocessor System Interconnects	24/11/20	25/11/20	•
02	Cache Coherence and Synchronization Mechanisms,	27/11/20		
03	Message-Passing Mechanisms ,Multivector and SIMD Computers	28/11/20		Subsolvent tellian talk on Turboltin to Palallel Computy - By Dr. Ansh S Andud 1117 Allahabad 544 NOV, 2020.
04	Vector Processing Principles ,Multivector Multiprocessors	30/11/20		1 1 2 1 Palallel Camputy
05	Compound Vector Processing ,SIMD Computer Organizations	01/12/20	02/12/20	I Laboration (10)
06	Scalable, Multithreaded	04/12/20	\	- By Dr. Ansh S Androl
07	Dataflow Architectures, Latency- Hiding Techniques	05/12/20		111T Allahabad
08	Principles of Multithreading, Fine-Grain Multicomputers	07/12/20		H 1121 2222
09	Scalable and Multithreaded Architectures	08/12/20	09/12/20	5'M NOV, 2020,
10	Dataflow and Hybrid Architectures	11/12/20		



Shobhavana Campus, Mijar, Moodbidri, D.K – 574225 DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

	Lesson Delivery Plan	Execution Status		Progress Monitoring	
Modul	e No: 5.				
Plann	ed Start Date :08/12/2020 Planned Completion Date:2	Pla	nned Hrs : 10 Actual Hrs:18		
Class No	Portion to be covered per hour	Regular Class Date	Extra Class Date	Content Beyond the Syllabus to fill the Gap	
01	Parallel Models, Languages, and Compilers	12/12/20		*	
02	Parallel Programming Models, Parallel Languages and Compilers ,Dependence Analysis of Data Arrays	14/12/20	15/12/20		
03	Parallel Program Development and Environments, Synchronization and Multiprocessing Modes Instruction and System Level Parallelism	16/12/20	17/12/20	NHE Conducted Web max	
04	Instruction Level Parallelism ,Computer Architecture		19/12/20	m Constantes 0 1 182	
05	Contents, Basic Design Issues	24/12/20	26/12/20	D	
06	Problem Definition ,Model of a Typical Processor	28/12/20	29/12/20	NHL Conducted Web mar on Computer Arch. 2 Programy	
07	Compiler-detected Instruction Level Parallelism ,Operand Forwarding	30/12/20	01/01/21	Dr. Shalal Sinha 11T Goa	
08	Reorder Buffer, Register Renaming	02/01/21	04/01/21	20-44	
09	Tomasulo's Algorithm ,Branch Prediction	05/01/21	06/01/21	Obline mode	
10	Limitations in Exploiting Instruction Level Parallelism ,Thread Level Parallelism	07/01/21		Obline mode	

Consolidated Report:

No. of classes planned	No. of classes Taken		
50	68		

Signature of the faculty



VII Sem CSE A-Section

SL.NO	USN	NAME OF THE STUDENT
1.	4AL16CS047	MADUSHREE R
2.	4AL17CS002	AJEYASHREE K
3.	4AL17CS005	AMRUTHA M
4.	4AL17CS007	ANUSHA
5.	4AL17CS010	APEKSHA RAJENDRA RANE
6.	4AL17CS012	APOORVA K N
7.	4AL17CS015	ASHA RUDRAPPA TOTAGI
8.	4AL17CS019	BHRAMARI P SHETTY
9.	4AL17CS020	CHANDANA PATIL
10.	4AL17CS021	CHETANA H
11.	4AL17CS028	DHEERAJ KRISHNA DEVADIG
12.	4AL17CS030	GAYATRI V KAMAT
13.	4AL17CS034	JAGATH HAREN
14.	4AL17CS035	JAYALAKSHMI M
15.	4AL17CS040	KAVANA V
16.	4AL17CS044	KOUSHIK S N
	4AL17CS046	LIKITHA M
17.	4AL17CS048	MADAN G GUDIGAR
19.	4AL17CS050	MHASKE POOJA SAMBHAJI
20.	4AL17CS051	MAHEK SABHA
	4AL17CS052	NAGASHREE ARUN M
21.	4AL17CS055	NETRA SURESH GUDAGAMNALA



23.	4AL17CS062	PRANAV L M
24.	4AL17CS066	PRIYA H T
25.	4AL17CS067	PRIYANKA KILLEDAR
26.	4AL17CS070	RACHANA K N
27.	4AL17CS071	RAGHAVI HARISCHANDRA GAONKAR
28.	4AL17CS073	RAKSHA S
29.	4AL17CS075	RANI M D
30.	4AL17CS076	RAVALI P
31.	4AL17CS077	ROHAN MAHAVEER
32.	4AL17CS080	SACHIN RAJORA
33.	4AL17CS081	SANA F HABIB
34.	4AL17CS089	SHETTY SATHVIK RAVINDRA
35.	4AL17CS090	SHILPA S U
36.	4AL17CS091	SHREETAL KALABANDI
37.	4AL17CS092	SHRINIVASA
38.	4AL17CS093	SHWETHA M S
39.	4AL17CS095	SNEHA K BAKALE
40.	4AL17CS097	SPOORTHI M S
41.	4AL17CS100	SUHAS M S
42.	4AL17CS101	SURYA PRAKASH S
43.	4AL17CS104	SYED HUDAIF IBRAHIM
44.	4AL17CS108	VIHA B RAJU
45.	4AL17CS109	VIKAS A L
40. 41. 42. 43. 44.	4AL17CS100 4AL17CS101 4AL17CS104 4AL17CS104 4AL17CS108	SPOORTHI M S SUHAS M S SURYA PRAKASH S SYED HUDAIF IBRAHIM VIHA B RAJU



46.	4AL17CS112	VINOD KUMAR
47.	4AL17CS115	SUMAN RATHOD
48.	4AL17CS116	SAHANA C
49.	4AL17CS117	SINCHANA
50.	4AL17CS119	NACHIKETH S BHAT
51.	4AL17CS120	B SAI HARSHA
52.	4AL17CS122	RAVI MATH
53.	4AL18CS401	SANDHYA KAPSE

Dept. Of Computer Science & Engineering Alva's inship. CSE ag. & Technology Mijar, MOODBIDRI - 574 225

Alvo's Institute of Engg. & Technology. Mijor. MOCDBIDRI - 574 225, D.K.



VII Semester CSE B-Section

SL.NO	USN	NAME OF THE STUDENT
1.	4AL14CS040	M G SHWETHA
2.	4AL15CS026	DARSHAN M
3.	4AL15CS061	NAOREM LAXMI DEVI
4.	4AL16CS015	ANUSHA P S
5.	4AL16CS063	POOJA RAJEEV
6.	4AL16CS113	TANOJ M
7.	4AL16CS078	HARSHITH S
8.	4AL17CS003	AKSHAT KHANDELWAL
9.	4AL17CS004	AKSHATA NARAYANA HEGDE
10.	4AL17CS006	ANILKUMAR B N
11.	4AL17CS008	ANVITHA POOJARY
12.	4AL17CS009	ANVITHA U
13.	4AL17CS011	APOORVA H P
14.	4AL17CS013	ARUNA K
15.	4AL17CS016	ASHIKA
16.	4AL17CS017	ASHWINI
17.	4AL17CS018	ASHWINI SHEKARAPPA JADAMALI
18.	4AL17CS022	CHETHANA J
19.	4AL17CS024	D JASMINE JOYLINE
20.	4AL17CS025	DATTA KIRAN A B
21.	4AL17CS027	DHANYA BHAT



22.	4AL17CS029	DSOUZA ELSTON RONALD
23.	4AL17CS031	GOWDA ROSHNI SHIVPRAKASH
24.	4AL17CS033	HEMALATHA S
25.	4AL17CS036	JAYRAJ CHIRAG KUMAR SHAH
26.	4AL17CS037	JOHN ALSTEN TAURO
27.	4AL17CS038	K THRISHUL
28.	4AL17CS039	KANAKA B S
29.	4AL17CS041	KAVYA
30.	4AL17CS042	KAVYA R SHETTY
31.	4AL17CS045	LATHIK MOGER
32.	4AL17CS047	M C SUCHITHRA HEGGADE
33.	4AL17CS053	NAIK NAYANA GANAPATI
34.	4AL17CS054	NANDITHA R SHETTY
35.	4AL17CS056	PALLAVI
36.	4AL17CS057	PAVANA P
37.	4AL17CS059	PRAJNA
38.	4AL17CS063	PRAVEEN KUMAR S
39.	4AL17CS065	PREETHI
40.	4AL17CS074	RAMITHA Y S
41.	4AL17CS078	ROHAN VASHISTA B M
42.	4AL17CS079	ROUSHA
43.	4AL17CS083	SHAH DHRUVIL AMIT
44.	4AL17CS084	SHAIFA SHALA



45.	4AL17CS085	SHANBHAG ATISH MANOJ
46.	4AL17CS086	SHETTY ANKIT SURESH
47.	4AL17CS087	SHETTY DISHA RAVINDRA
48.	4AL17CS094	SINDHU N
49.	4AL17CS096	SOUNDARYA R
50.	4AL17CS098	SPOORTHI BALAJI
51.	4AL17CS099	SHRILATHA K KAMATH
52.	4AL17CS102	SUSHMITHA
53.	4AL17CS103	SUSHMITHA B POOJARY
54.	4AL17CS106	VARSHITHA
55.	4AL17CS107	VIDYA K C
56.	4AL17CS114	NIRIKSHA A
57.	4AL17CS118	JAIDITYA Y
58.	4AL17CS123	PRUTHVI B C
59.	4AL18CS400	SAGAR B V

ATHUS. D.

Dept. Of Computer Science & Engineering Alva's Inst OD-CSD gg. & Technology Mijar, MOODBIDRI - 574 225

cha's institute of Engg. & Technology, filian, MOCOSIDRI - 574 225, D.K



ALVA'S INSTITUTE OF ENGINEERING & TECHNOLOGY, MOODBIDRI DEPARTMENT OF COMPUTER SCIENCEAND ENGINEERING I-INTERNAL

Semester:7

Subject: Advanced Computer Architectures (17CS72/15CS72)

MaxMarks:30

Faculty: Dr.Manjunath Kotari

Date: 17/11/2020

Time: 03:00 PM-04:30 PM

Question		2 full questions selecti Question	ing one full question fi ı	rom each part Ma ks) B
		PART-A				
1 8	Discuss the elements (of modern computer sys	stems with diagram.	7	C	01
1.	consider the execution processor. The programmix and the number	n of an object code with consists of four major of cycles (CPI) needed sult of a program trace ex	th 200,000 instructions r types of instructions. If for each instruction to	The instruction	•	
		Instruction type	CPI Instruction mix			
		re with cache hit	1 60% 2 18% 4 12%	- 8	3 C	201
		reference with cache miss	*			
2.	a Explain any two typesb A 40-MHz processo	responding MIPS rate b OR s of shared memory prod or was used to execute s mix and clock cycle co	cessors with diagram		7 (CO1
	Instruction Type	Instruction Count ·	Clock Cycle Count			
	Integer Arithmetic	5000	1		8 (CO1
	Data Transfer	3000	2			
	Floating Point	1500	2			
	Control Transfer Determine the effective	ve CPI, MIPS Rate and		s program.		
3.	a Discuss the various st degree, diameter and	tatic interconnection net number of links.		dth, node	7 (CO1
		etwork of 16x16 by sho network is static or dyna		such as number	8 (CO1
		OR		5.		
4.	Discuss the degree of parallelism & Average Parallelism with example					CO1



ALVA'S INSTITUTE OF ENGINEERING & TECHNOLOGY, MOODBIDRI DEPARTMENT OF COMPUTER SCIENCEAND ENGINEERING I-INTERNAL ASSESSMENT TEST

Subject: ADVANCED COMPUTER ARCHITECTURES (17CS72/15CS72) Date: 17/11/2020


Max Marks: 30 Time: 03:00 PM – 04:30 PM

Faculty: Dr.MANJUNATH KOTARI /Mr. MADHUSUDHAN. S Semester: 7

Note: Answer any TWO full Questions.

l a	Discuss the elements of modern computer systems with diagram 7 CO1	L2
Ans		12
1115	Elements of Modern Computers:	
	The hardware, software, and programming elements of modern computer systems can be characteri	izec
	by looking at a variety of factors, including:	
	Computing problems	
	Algorithms and data structures	
	Hardware resources	
	Operating systems	
	System software support	
	Compiler support	
	Computing	
	Problems Operating	
	System \	
	Algorithms Mapping / Hardware	
	Algorithms Mapping Hardware Architecture	
	Structures \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
	Programming	
	Binding Applications Software (compile, load)	
	High-level (SSII)	
	Languages	
	Performance	
	Evaluation	
	Fig. 1.1 Elements of a modern computer system	
lb	Consider the execution of an object code with 200,000 instructions on a 40-MHz processor.	
	The program consists of four major types of instructions. The instruction mix and the	
	number of cycles (CPI) needed for each instruction type are given below based on the result	
	of a program trace experiment: Instruction Type CPI Instruction Mix	
	Arithmetic & Logic 1 60%	
		L3
	Branch 4 12% 8 CO1	
	Memory Reference 8 10%	
	i) Calculate the average CPI when the program is executed on a uniprocessor with the above trace results.	
	ii)Calculate the corresponding MIPS rate based on the CPI obtained in part (i).	

Ans	(i) Average CPI		Average CPI			unt x Cloc estructii 12 * 4) + ((
			= (0.6 *)	= 0.6 + 0.18	(6 + 0.48 + 0.	-0.8 = 2.24).1 * 8) 				
	(ii) MIPS Rate	N	MIPS Rate = f = (40 * 1 = 17.86	C/(CPI * 1 0 ⁶) / (2.24	(0 ⁶) * 10 ⁶)						
2 a	Explain any two t			rocessors	with diagr	am		7	CO1	L2	
Ans	Non-Uuni	nemory-according form-Memory	sor models: cess (UMA) ory-access (NI architecture (C								
2 b	A 40-MHz proces		ed to execute a	benchma	rk progran	n with the	following i	nstru	ctions	mix	
	and clock cycle co			01 1	0 1 0						
	Instruction Type Integer Arithmet		uction Count	Clock	Cycle Co	unt					
	Data Transfer	3000		2							
	Floating Point	1500		2							
	Control Transfer	4000		3							
	Determine the effe										
Ans	Average CPI= (50 = 1.	92	00 x 2+1500 x	2+ 4000 2	x 3)/ (5000)+3000+15	00+ 4000)				
	MIPS Rate = f/C		22 * 106)								
	$= (40 * 10^{6}) / (1.92 * 10^{6})$ $= 20.76 \text{ MIPS}$										
	Execution Time =	$=\mathbf{T}=I_c\times C$	$2x1/40x10^6$								
3 a	Discuss the variou diameter and numb	er of links.	rconnection ne		n bisection	width, noo	de degree,	7	CO1	L2	
Ans	Network t		Network	No. of Tinks, I	Bisection width, B	Symmetry	Remarks on network siz				
	Linear A		N-1	N-1	1	No	N nodes				
	Ring	2	LN/2J	N	2	Yes	Nnodes				
	Complete Connecte	San	1	N(N-1)/2	(N/2) ²	Yes	Nnodes				
Ans	Binary Tree	3	2(h-1)	N-1	1	No	Tree height $h = \lceil \log_2 N \rceil$				
	Star	N-1	2	N-1	[N/2]	No	N nodes				
	2D-Mesh	4	2(r-1)	2N-2r	ŗ	No	r×r mesh where r≈ v	ĪΣ,			
	Illiac Mesh	4	7-1	2 <i>N</i>	24	No	Equivalent a chordal ri of $r = \sqrt{N}$				
	2D-Torus	4	2[1/2]	2 <i>N</i>	2r	Yes	r×r torus where r = v	/N			
	Hypercul	xen	4	nN/2	N/2	Yes	N nodes, $n = \log_2 N$				
	riypeicut						(dimension))			
	CCC	.3	2k-1+[k/2]	3 <i>N</i> /2	N/(2k)	Yes	(dimension) $N = k \times 2^k$ nodes with length $k \ge 3$	a cycle			






Fig. 3.1 Parallelism profile of a divide-and-conquer algorithm

In Fig. 3.1, the average parallelism $A = (1 \times 5 + 2 \times 3 + 3 \times 4 + 4 \times 6 + 5 \times 2 + 6 \times 2 + 8 \times 3)/(5 + 3 + 4 + 6 + 2 + 2 + 3) = 93/25 = 3.72$. In fact, the total workload $W = A\Delta$ $(t_2 - t_1)$, and A is an upper bound of the asymptotic speedup to be defined below.

4 b Discuss the Amdahl's Law for a Fixed Workload.

8 CO1

Ans

Amdahl's Law for a Fixed Workload

- In many practical applications, the computational workload is often fixed with a fixed problem size.
- As the number of processors increases in a parallel computer, the fixed load is distributed to more processors for parallel execution.

Minimal turnaround time is the primary goal.

- Speedup obtained for time-critical applications is called fixed-load speedup.
- Execution time & Response Time

$$t_i(n) = \frac{W_i}{i\Delta} \left\lceil \frac{i}{n} \right\rceil$$

$$T(n) = \sum_{i=1}^{m} \frac{W_i}{i\triangle} \left\lceil \frac{i}{n} \right\rceil$$

• Note that if i < n, then $t_i(n) = t_i(\infty) = W_i/i\Delta$.

Signature of Faculty

Signature of IQAC Member

Signature of IQAC Chairman



ALVA'S INSTITUTE OF ENGINEERING & TECHNOLOGY, MOODBIDRI DEPARTMENT OF COMPUTER SCIENCEAND ENGINEERING II-INTERNAL ASSESSMENT TEST

Date: 21/12/2020 Subject: ADVANCED COMPUTER ARCHITECTURES (17CS72/15CS72) Max Marks: 30 Time: 03:00 PM – 04:30 PM Faculty: Mr. MADHUSUDHAN. S/Dr.MANJUNATH KOTARI Semester: 7 Answer any 2 full questions Question. Marks CO BT/0 Questio n# L Part-A With a diagram explain the hierarchical memory technology. 7 CO₂ L2 Explain typical superscalar RISC processor architecture 8 CO₂ L2 Give the characteristics of symbolic processors a 7 CO₂ L2

Part-B

3. a Explain bus arbitration and its types in multiprocessor systems.

7 CO3 L2

CO₃

8

CO₂

L3

L3

L2

b Consider the following pipelined processor within 3 stages this pipeline has total evaluation time of 8 clock cycles. All successor stages must be used after each clock cycle.

Illustrate page replacement policies with the help of an example.

	0	1	2	3	4:	5	6	7	8
S1	X								X
S2		X	X						
S3				X					
S2 S3 S4					X	X			
S5					9		X	X	

(i) List the set of forbidden latencies between task initiations.

(ii) Draw the state diagram which shows all possible latency cycles.

(iii) List all greedy cycles.

(iv) Determine the value of MAL & MCL.

OR

4. a Explain the Fully associative cache organization and a mapping example

7 CO3 L2

b Explain prefetch buffer and internal data forwarding mechanisms used in instruction pipelining.

8 CO3

CO2: Analyze the various hardware technologies using processors and memory hierarchy.

CO3: Distinguish the performance of linear & non-linear pipelining environment in a processor

Signature of Faculty

Signature of IQAC Member

Signature of IQAC Chairman



ALVA'S INSTITUTE OF ENGINEERING & TECHNOLOGY, MOODBIDRI DEPARTMENT OF COMPUTER SCIENCEAND ENGINEERING II-INTERNAL ASSESSMENT TEST

Subject: ADVANCED COMPUTER ARCHITECTURES (17CS72/15CS72)

Date: 21/12/2020


Max Marks: 30

Time: 03:00 PM - 04:30 PM


Faculty: Mr. MADHUSUDHAN. S/Dr.MANJUNATH KOTARI


Semester: 7

Questio n#	Question	Marks	СО	BT/C	
	Part-A			L	
1. a	With a diagram explain the hierarchical memory technology.	7	CO2	L2	
	Answer:				
	Level 1 Cache (sRAMs) Level 2 Main Memory (dRAMs) Disk Storage (Solid-state, Magnetic) Backup Storage (Magnetic Tapes, Optical Disks) Capacity Diagram : 3 marks Registers and Caches: 1 mark Main Memory : 1 mark Disk Drives and Backup storage: 1 mark Peripheral Technology : 1 mark				
	Explain typical superscalar RISC processor architecture	8	CO2	L2	



_	•																		
				PF	0	1	2	4	2	3	7	2		3	1	Hit Ratio			
				а	0	0	0	4	4	4	7	7	7	3	3				
			LRU	ь		1	1	1	1	3	3	3	1	1	1	$\frac{3}{11}$			
			LICO	c			2	2.	2	2	2	2	2	2	2	11			
				Faults	*	*	*	*		*			*						
				a	0	0	0	4	4	3	7	7	7	3	3				
			OPT	Ь			2	2	2	2	2	2	2	2	1 2	$\left \frac{4}{11} \right $			
				Fault			*	*				-							
				a	0	0	0	4	4	4	4	2	2	2	2				
			FIFO	ь		1	1	1		3	3	1	1	1	1	2			
			FIFO	c			2	2	2	2	7	7	7	3	3	$\frac{2}{11}$			
				Faults	*	•	**	*		*	*	*	*						
									Par	t-B									
	3.	a	Expla	in bu	s arb	itratio	on and	d its t	ypes	in mu	ıltipr	ocess	or sy	stem	s.		7	CO3	L2
			Answ																
			Defin																
			Centr	al Art	oitrat	tion: 3	3 mar	ks											
						Jus													
						Grant	Mast	er 1	→ M	aster:	2 -			Mast	er n				
				Centra			1 4 2			14	\$			14.2					
				Bus		Bus													
				Arbite		Requ													
						Bus E	3usy					*****							
					,	1	,			L.						N			
					(Dat	a Trai	nsfer	Bus							
					1	1	(a) D	aisy-c	haine	d bus	arbit	ration				$\neg \prime$			
			Distri	buted	Arb	itratio													
					Ma	ster		Mas	ter 2		••	•	T.	Aaste	rN				
					3GÎ	AI	N E	G	AN				BG		AN				
							- T 1			i									
					Ar	biter	1	Arb	iter 2		••	•	L	rbite	ΓN				
					3B		T E	В					ВВ			•			
			-		*	A		7	AN						AN				
				1								*				- N	*		
			*					Da	a In	ansfe	ır Bu	S				_'>			
L			Same a state	N				1076				selli zasele		S M C M CAME			50		





CO2: Analyze the various hardware technologies using processors and memory hierarchy.

CO3: Distinguish the performance of linear & non-linear pipelining environment in a processor

Signature of Faculty

Signature of IQAC Member

Signature of IQAC Chairman



ALVA'S INSTITUTE OF ENGINEERING & TECHNOLOGY, MOODBIDRI

DEPARTMENT OF COMPUTER SCIENCEAND ENGINEERING III-INTERNAL ASSESSMENT TEST

Subject: ADVANCED COMPUTER ARCHITECTURES (17CS72/15CS72) Date: 13/01/202 Max Marks: 30 Time: 03:00 PM - 04:30 PM

Faculty: DR. MANJUNATH KOTHARI & Mr. MADHUSUDHAN. S Semester: 7

Not	e: A	nswer any 2 full questions selecting one FULL question from	each pa	irt	
Questi	ion#	Question	Marks	co	BT/
		PART A			
1.	a	What are the different techniques for branch prediction? Explain.	7	3	L2
	b	Design a pipeline unit for fixed-point multiplication of 8-bit: integer	8	3	L3
		OR			
2.	a	Explain cache coherence problems. Describe directory based protocols to solve cache coherence problems.	7	4.	L2
	b	Discuss the various Vector Access memory schemes.	8	4	L2
		PART B			
3.	a	Explain vector instruction types.	7	4	L
	b	Briefly explain message routing schemes.	8	4	L:
		OR			
4.	a	Explain the implementation models of the SIMD Vector Computers	7	4	L
	b	Draw the architecture of the Connection Machine CM-2.	8	4	. L

Madhusndhan S.
Signature of Faculty

Signature of IQAC Member

Signature of IQAC Chairman

CO3: Distinguish the performance of pipelining and non-pipelining environment in a processor

CO4: Compare and contrast the parallel and scalable architectures



ALVA'S INSTITUTE OF ENGINEERING & TECHNOLOGY, MOODBIDRI DEPARTMENT OF COMPUTER SCIENCEAND ENGINEERING III-INTERNAL ASSESSMENT TEST

Subject: ADVANCED COMPUTER ARCHITECTURES (17CS72/15CS72)

Date: 13/01/2021


Max Marks: 30


Time: 03:00 PM – 04:30 PM


Faculty: Mr. MADHUSUDHAN. S/Dr.MANJUNATH KOTARI


Semester: 7

Questio n#	Answer any 2 full questions Question	Marks	СО	BT/C
	Part-A			
1. a	What are the different techniques for branch prediction? Explain.	7	CO2	L2
	Answer: Definition: 2 marks Branch can be predicted either based on branch code types statically or based on branch history during program execution. The probability of branch with respect to a particular branch instruction type can be used to predict branch. Static branch: 2.5 mark Dynamic branch: 2.5 mark			
b	Explain multiply pipeline design to multiply two 8-bit integers.	8	CO2	L2
	Explanation: 3 Marks 8			









Department of Computer Science & Engineering

Advanced Computer Architectures 17CS72/15CS72

VII Semester A & B Section

Assignment 2020-21

Marks: 30

Note:

- 1. Each group should need to solve the assigned problem & present the same in regular class on as per the schedule.
- 2. For the Question Number 2, you will need to use QtSPIM simulator. You can download and install using the link: https://sourceforge.net/projects/spimsimulator/files/
 - a. You can install QtSPIM on either Windows or Linux systems.
 - b. A tutorial for QtSPIM is available here: https://ecs-network.serv.pacific.edu/ecpe-170/tutorials/qtspim-tutorial
- 3. Submit all the 3 solutions in separate documentation file to Google Classroom.

Sl.No.	Question Number	Presentation Deadline
1	1	04-12-2020
2	2	11-12-2020
3	3	30-12-2020

on. No					em Description						
1.	of cycles	4111 601131313	ed for each instr	des of instruct	long Th	uctions on a 200-MHz processor e instruction mix and the numb below based on the result of					
			nstruction typ	e	CPI	Instruction mix					
		Arithmetic	c and logic		1	60%					
			e with cache h	iit	2	18%					
		Branch	0		4 .	12%					
		Memory r	eference with o	cache miss	8	10%					
	a) Calculate	tille averag	e CPI when the	program is our							
2.	b)Calculate	e the correst	onding MIPS rat	te hased on th	e CDI ob	n a uniprocessor with the above	е				
2.	b)Calculate	e the correspond to MIPS I a) Store locat b) Evaluation Store You shou	Processor Archite FFFF in \$8. L ion 0x10000000. uate the expressi the result in regild check whether	te based on the ceture using Queft shift it 2 ion (2x+3) ² wister \$13.	e CPI ob tSpim si times a where x	to:	/				

	Г. Г	1	2	3	4	5	6	-	
	S1	X					X		
	S2		X		X				
	S3			X					
	S4				X	Х	1.25		
1.	a. What ar b. Draw th c. Determi d. Determi e. Determi Assume tha The clock r	ne the Mane the plane the loat you ha	ransition d IAL assoc ipeline thrower bound we the follow	liagram for integrated with oughput code on the Market wing mix	the initial of the shorted orrespond IAL for the of instruction	collision viduling the est greedy ing to the	pipeline. cycle. MAL and	lgiven T .	
				% of M			•		
	ALU			47%	IX		Average 6.7	CPI	
	Load			19%			7.9		
	Branch	1		20%			5.0		
	Store			14%			7.1		
2.	that are mul	iply instr	ructions wo	ould drop to 23%. How	o 6 (from a	8). The per	If you make or centage or	te this change, the f ALU instructions	
2.	CPI of mult that are mul Complete t memory. Pr .data array: .word length: .word	iply instr tiply instr he followint the re d 10 12 1 d 10	ructions we ructions is wing code sult on cor	ould drop to 23%. How snippet to snippet to sole.	o 6 (from a wind to add 10 when the standard 10 whe	tructions. 8). The per Il perform numbers ={10,12,15	If you make recentage of ance improve stored control of the array of the array	the this change, the f ALU instructions ove by? consecutively in date 2,-9,4,3,-7} y as 10	
	CPI of mult that are mul Complete to memory. Prodata array: .word length: .word length: .word length: .word la \$t3, array # \$t3 has the offset values #Add your complete to the total count the total complete to the count	iply instr tiply instr tiply instr he follow int the re d 10 12 1 d 10 0	ructions we ructions is wing code sult on cor. 5 -10 13 8. Iddress of deer of mach	e CP1 of m buld drop to 23%. How e snippet to asole. 2 -9 4 3 -7 ata. All the ine instruction in the contract of the contrac	#array= #load the subsequentions written	# load bacht data car	If you make reentage of ance improve stored control of the array see sum to (anse address on be access).	the this change, the f ALU instructions ove by? onsecutively in date 2,-9,4,3,-7} y as 10 s of the array seed using respective	a
3.	CPI of mult that are mul Complete to memory. Product a array: .word length: .word leng	iply instriction in the following the following the red following the red following the following th	ructions we ructions is wing code sult on cor. 5 -10 13 8. Iddress of deer of mach	e CP1 of m buld drop to 23%. How e snippet of asole. 2 -9 4 3 -7 ata. All the ine instruct ATOM F	#array= #load the subsequentions writter process	# load baent data ca	if you make reentage of ance improses stored of stored o	the this change, the f ALU instructions ove by? onsecutively in date of the date of the array o	a
3.	CPI of mult that are mul Complete to memory. Product a array: .word length: .word length: .word length: .word la \$t3, array # \$t3 has the offset values #Add your complete to Case Stu	iply instriction in the following the following the result of the result	ructions we ructions is wing code sult on cor 5 -10 13 8. Iddress of deer of mach RM vs Aring tested	e CP1 of m buld drop to 23%. How e snippet to asole. 2 -9 4 3 -7 ata. All the ine instruct ATOM F	#array= #load to subsequentions writte Trocess	# load bacht data ca	if you make reentage of ance improses stored of stored o	the this change, the f ALU instructions ove by? onsecutively in date 2,-9,4,3,-7} y as 10 s of the array seed using respective	a
3.	CPI of mult that are mul Complete to memory. Product a array: .word length: .word leng	iply instriction in the following the following the red following the red following the following th	ructions we ructions is wing code sult on cor. 5 -10 13 8. Idress of d. er of mach RM vs A.	e CP1 of m buld drop to 23%. How e snippet to asole. 2 -9 4 3 -7 ata. All the ine instruct ATOM F	#array= #load the subsequence	# load bacht data care and executions. # with 3 clarge wi	If you make reentage of ance improve stored control of the array is sum to (anse address in be access accuted to consiste of instance of i	the this change, the f ALU instructions ove by? onsecutively in date of the consecutively in date of the consecutively in date of the consecutive of the array of the complete this task.	a
3.	CPI of mult that are mul Complete to memory. Product a array: .word length: .word length: .word length: .word la \$t3, array # \$t3 has the offset values #Add your complete to Case Stu	iply instriction in the following the following the red following the red following the following th	ructions we ructions is wing code sult on cor. 5 -10 13 8. Idress of d. er of mach RM vs A.	e CP1 of m buld drop to 23%. How e snippet to asole. 2 -9 4 3 -7 ata. All the ine instruct ATOM F	#array= #load the subsequence	# load bacht data care and executions. # with 3 clarge wi	If you make reentage of ance improve stored control of the array is sum to (anse address in be access accuted to consiste of instance of i	the this change, the f ALU instructions ove by? onsecutively in date of the date of the array o	a
3.	CPI of mult that are mul Complete to memory. Product a array: .word length: .word leng	iply instriction in the following the following the red following the red following the following th	ructions we ructions is wing code sult on cor. 5 -10 13 8. Idress of d. er of mach RM vs A.	e CP1 of m buld drop to 23%. How e snippet to asole. 2 -9 4 3 -7 ata. All the ine instruct ATOM F	#array= #load the subsequence subsequence subsequence subsequence continues are subsequence cont	# load bacht data care and executions. # with 3 clarge wi	If you make reentage of ance improve stored control of the array is sum to (anse address in be access accuted to consiste of instance of i	the this change, the f ALU instructions ove by? onsecutively in date of the consecutively in date of the consecutively in date of the consecutive of the array of the complete this task.	a
3.	CPI of mult that are mul Complete to memory. Product a array: .word length: .word leng	iply instriction in the following the following the red following the red following the following th	ructions we ructions is wing code sult on cor. 5 -10 13 8. Idress of d. er of mach RM vs A.	e CP1 of m buld drop to 23%. How e snippet to asole. 2 -9 4 3 -7 ata. All the ine instruct ATOM F	#array= #load to subsequentions writte continues a subsequentions writte continues a subsequention writtendown writ	# load bacht data care and executions. # with 3 clarge wi	If you make reentage of ance improve stored control of the array is sum to (anse address in be access accuted to consiste of instance of i	the this change, the f ALU instructions ove by? onsecutively in date of the consecutively in date of the consecutively in date of the consecutive of the array of the complete this task.	a
3.	CPI of mult that are mul Complete to memory. Product a array: .word length: .word leng	iply instriction in the following the following the red to 10 12 1 d 10 0 d to 10 d to	dress of der of mach RM vs Aing tested 1, 2, and 3 of the rest of	ata. All the ATOM F	#array= #load to subsequents to add 10 #array= #load to to add 10 #array= #load to continues with the process z machine are respective to the process z machine are respective to the process z machine are respective to the process are respectively as the pro	# load beent data ca	If you make reentage of ance improssored control of stored control of stored control of stored control of the array see sum to the accessored control of stored control of sto	the this change, the f ALU instructions ove by? onsecutively in date of the consecutively in date of the consecutive of the consecutiv	a
	CPI of mult that are mul Complete to memory. Product a array: .word length: .word leng	iply instriction in the following the following the red to 10 12 1 d 10 0 d to 10 d to	ructions we ructions is wing code sult on cor. 5 -10 13 8. Idress of d. er of mach RM vs A.	ata. All the ATOM F	#array= #load to subsequents to add 10 #array= #load to to add 10 #array= #load to continues with the process z machine are respective to the process z machine are respective to the process z machine are respective to the process are respectively as the pro	# load bacht data care and executions. # with 3 clarge wi	If you make reentage of ance improssored control of stored control of stored control of stored control of the array see sum to the accessored control of stored control of sto	the this change, the f ALU instructions ove by? onsecutively in date of the consecutively in date of the consecutively in date of the consecutive of the array of the complete this task.	a

	Compiler		Cycles from type B	Cycles from type
	1	(5x10 ⁶ inst.)(1 CC/ inst. 5x10 ⁶ CCs	(1x10 ⁶ inst.)(2 CC/ inst.)	(1x10 ⁶ inst.)(3 CC/ 3x10 ⁶ CCs
	2	(10x10 ⁶ inst.)(1 CC/ inst 10x10 ⁶ CCs	(1x10 ⁶ inst.)(2 CC/ inst.) 2x10 ⁶ CCs	(1x10 ⁶ inst.)(3 CC/ 3x10 ⁶ CCs
	Which seque	nce will produce more mil	lions of instructions per clock	
2.	t	location 0x10000000. Evaluate the expression Store the result in regist You should check whether the appropriate registers and	ure using QtSpim simulator: It shift it 2 times and store that $(2x+3)^2$ where x is the conter \$13. The results of the above exercises the memory locations. Take the	ent in register \$10 .
3.		esuits.	s – Pentium Pro I/II/	
	- 21% are Load - 12% are Stor	d instructions (i.e. that bring instructions (i.e. that bring instructions (i.e. that write	data from memory to a registe data in a register to memory) to to implement conditionals, etc.	r) that take 1 CC hat take 2 CCs) that take 2 CCs
	is this change a	a good idea?	s at the expense of a 15% slowers	
2.	Use lb \$t1, from addres What is the epc when the	5(\$zero) to cause an estable 5. What is the addrest value of the cause register exception occurs?	exception when attempting ss of the lb instruction in ter, the exception code, the for a five-stage pipeline with	g to load a byte a your program? he vaddr, and the
3.	Use lb \$t1, from addres. What is the epc when the	5(\$zero) to cause an estable 5. What is the addrest value of the cause register exception occurs?	exception when attempting ss of the lb instruction in ter, the exception code, the for a five-stage pipeline with	g to load a byte a your program? he vaddr, and the
3.	Use lb \$t1, from addres. What is the epc when the	5(\$zero) to cause an estate of the state of the cause registe exception occurs? Collowing reservation table	exception when attempting ss of the lb instruction in ter, the exception code, the for a five-stage pipeline with	g to load a byte your program? we vaddr, and the h a clock cycle τ
3.	Use lb \$t1, from addres. What is the epc when the Consider the f = 20 ns.	5(\$zero) to cause an estate of the state of the cause registe exception occurs? Collowing reservation table	exception when attempting ss of the lb instruction in ter, the exception code, the for a five-stage pipeline with	g to load a byte a your program? he vaddr, and the
3.	Use lb \$t1, from addres What is the epc when the Consider the f = 20 ns.	5(\$zero) to cause an estate of the cause register exception occurs? Collowing reservation table	exception when attempting ss of the lb instruction in ter, the exception code, the for a five-stage pipeline with	g to load a byte your program? we vaddr, and the h a clock cycle τ
3.	Use lb \$t1, from addres What is the epc when the Consider the f = 20 ns.	5(\$zero) to cause an estate of the state of the cause register exception occurs? Collowing reservation table 2 3 X X	for a five-stage pipeline with the stage pipeline with	g to load a byte your program? we vaddr, and the h a clock cycle τ
3.	Use lb \$t1, from addres What is the epc when the Consider the f = 20 ns.	5(\$zero) to cause an estate of the state of the cause register exception occurs? Collowing reservation table 2 3 X X	for a five-stage pipeline with the stage pipeline with	g to load a byte your program? we vaddr, and the h a clock cycle τ
3.	Use lb \$t1, from addres. What is the epc when the epc when the star star star star star star star star	5(\$zero) to cause an estate of the cause register exception occurs? Collowing reservation table of the cause register exception occurs? Collowing reservation table of the cause register exception occurs?	exception when attempting so of the lb instruction in ter, the exception code, the for a five-stage pipeline with $\frac{4}{3}$ $\frac{5}{6}$ $\frac{6}{3}$ $\frac{1}{3}$	g to load a byte your program? we vaddr, and the h a clock cycle τ

		Instructi	on Type	Instruction (mill		Cycles		
		Machine A						
		Arithmetic		8		1		
		Load and s	tore	4		3		
		Branch		2		4		
		Others		4		3		
		Machine A						
		Arithmetic	and logic	10)	1		
		Load and st	ore	8		2		
	N-	Branch		2		4		
		Others		4		3		
2.	De	etermine the e	ffective CPI	, MIPS rate	and execu	tion time fo	or each machine	•
۷.	Evaluate 1	the expression	on 'ah-10a	+20b+16°	Consider	41 1	\$t0 and \$t1 a	
	available	to store to	1	200110.	Consider	that only	\$10 and \$11 a	re
	available	to store tem	porary vali	ues. Store	a=10 and	b=20 in t	he data section	n.
	Use stack	for other me	emory requ	irements.	Display th	e sum.		
3.	Consider th	e five-staged	pipelined p	rocessor spe	cified by th	e following	reservation	
	table:						5 reservation	
		1	2 3	4	5	6		
	S1	X				The same of the same of]	
						X		
	S2	2	<u> </u>		X			
	S3		X				,	
	S4			X				
	0.5	3				X		
	S5	4				Λ		
	85							
	a. List the se	et of forbidder	latencies ar	nd the collisi	On Magtan			
	a. List the se	et of forbidder	n latencies ar	nd the collisi	on vector.	ol gogyana	- (1 ·)	
	a. List the se		latencies ar n diagram sh	nd the collisi	on vector. ossible initi	al sequence	e (cycles)	
	a. List the se b. Draw the without	et of forbidder state transition	n diagram sh	nd the collisinowing all p	on vector. ossible initi	al sequence	e (cycles)	
	a. List the seb. Draw the without causing a co	et of forbidder state transition	n diagram sh pipeline	nowing all po	ossible initi	al sequence	e (cycles)	
	a. List the seb. Draw the without causing a coc. List all the	et of forbidder state transition llision in the personal state transition	n diagram shoipeline.	nowing all po	ossible initi	al sequence	e (cycles)	
	a. List the see b. Draw the without causing a co c. List all the d. Identify th	et of forbidder state transition Illision in the personal simple cycle are greedy cycle	n diagram shopping the strom the strom the strom the strom the strom the strong the stro	nowing all po	ossible initi	al sequence	e (cycles)	
	a. List the see b. Draw the without causing a co c. List all the d. Identify the e. What is the	et of forbidder state transition llision in the personal simple cycle are greedy cycle are MAL of this	on diagram should be diagram should be diagram to so the standard the	nowing all potentiate diagramme simple cyc	ossible initi eles.		e (cycles)	
	a. List the seb. Draw the without causing a coc. List all the d. Identify the. What is the f. What is the	et of forbidder state transition Illision in the personal simple cycle are greedy cycle are MAL of this be minimum al	opipeline. s from the states among the pipeline?	tate diagram e simple cyc	ossible initi . eles.		e (cycles)	
	a. List the seb. Draw the without causing a coc. List all the d. Identify the. What is the g. What will	et of forbidder state transition Illision in the personal state expelse the greedy cycle of this eminimum all be the maxim	n diagram shoppeline. s from the standard the samong the spipeline? lowed constandard through	tate diagram e simple cyc ant cycle in	eles.	ipeline?	e (cycles)	
	a. List the set b. Draw the without causing a co c. List all the d. Identify the. What is the f. What is the g. What will h. What will	et of forbidder state transition Illision in the personal state transition es simple cycle are greedy cycle are MAL of this are minimum all be the maximum be the through	or diagram shoppeline. It is from the stress among the spipeline? I lowed construm through thout if the mention of the spipeline is the mention of the men	tate diagram e simple cyc ant cycle in put of this pi	eles. using this p	ipeline?		
	a. List the set b. Draw the without causing a co c. List all the d. Identify the e. What is the f. What is the g. What will h. What will Consider two	et of forbidder state transition Illision in the personal state transition estate transition the greedy cycle and greedy cycl	or diagram shoppeline. It is from the stress among the spipeline? I lowed construm through thout if the mention of the spipeline is the mention of the men	tate diagram e simple cyc ant cycle in put of this pi	eles. using this p	ipeline?		
	a. List the set b. Draw the without causing a co c. List all the d. Identify the. What is the f. What is the g. What will h. What will	et of forbidder state transition Illision in the personal state transition estate transition the greedy cycle and greedy cycl	or diagram shoppeline. It is from the stress among the spipeline? I lowed construm through thout if the mention of the spipeline is the mention of the men	tate diagram te simple cyc ant cycle in put of this pi inimum cor hree types o	eles. using this p	ipeline?		
	a. List the set b. Draw the without causing a co c. List all the d. Identify the e. What is the f. What is the g. What will h. What will Consider two	et of forbidder state transition Illision in the personal state transition estate transition the greedy cycle and greedy cycl	oipeline. s from the stes among the spipeline? lowed constaum through the memory that the memo	tate diagram e simple cyc ant cycle in put of this pi	eles. using this p	ipeline?		
	a. List the see b. Draw the without causing a co c. List all the d. Identify the e. What is the g. What will h. What will Consider two	et of forbidder state transition in the personal simple cycle en greedy cycle en MAL of this eminimum all be the maxim be the through of SRC progra	oipeline. s from the st es among th s pipeline? lowed consta um through hput if the m ms having th	tate diagram e simple cyc ant cycle in put of this pi ninimum cor hree types o Program 2	eles. using this p	ipeline?		
	a. List the set b. Draw the without causing a co c. List all the d. Identify the. What is the f. What is the g. What will h. What will Consider two Data	et of forbidder state transition in the personal simple cycle en greedy cycle en MAL of this eminimum all be the maxim be the through of SRC program. Type	oipeline. s from the stes among the spipeline? lowed constaum through the memory that the memo	tate diagram e simple cyc ant cycle in put of this pi ninimum cor hree types o	eles. using this p	ipeline?		
	a. List the see b. Draw the without causing a co c. List all the d. Identify the e. What is the g. What will h. What will Consider two	et of forbidder state transition in the personal simple cycle en greedy cycle en MAL of this eminimum all be the maxim be the through of SRC program. Type	oipeline. s from the st es among th s pipeline? lowed consta um through hput if the m ms having th	tate diagram e simple cyc ant cycle in put of this pi ninimum cor hree types o Program 2	eles. using this p	ipeline?		
	a. List the set b. Draw the without causing a co c. List all the d. Identify the. What is the f. What is the g. What will h. What will Consider two Data	et of forbidder state transition in the period simple cycle he greedy cycle makes a minimum all be the maxim be the through o SRC progra	oipeline. s from the st es among th s pipeline? lowed consta um through hput if the m ms having th	tate diagram e simple cyc ant cycle in put of this pi ninimum cor hree types o Program 2	eles. using this p	ipeline?		
	a. List the see b. Draw the without causing a co c. List all the d. Identify the e. What is the g. What will h. What will Consider twe Instruction Data instructions	et of forbidder state transition in the period simple cycle are greedy cycle et MAL of this et minimum all be the maximum be the through of SRC progra Type transfer	oipeline. s from the stees among the spipeline? lowed constant through the manner of t	tate diagram the simple cycle in put of this prinimum cor hree types of Program 2	eles. using this p	ipeline?		

	Instruction Type	CPI		
	Control	2		
	ALSU	3		
	Data Transfer	4		
	Compare both the programs for 1. Instruction count 2. Speed of execution	the following param	eters	
2.	Introduction to MIPS Processor e) Store FFFF in location 0x100 f) Evaluate the estore the result You should check	1 \$8. Left shift it 2 000000. expression (2x+3) ² vt in register \$13. whether the results of	OtSpim simulator: It times and store the result in memory where x is the content in register \$10 of the above exercises reflect correctly in the pry locations. Take the screenshot of the	•
3.	Case Study: Intel Prod	cessors - Pent	ium-4, M	
1.	S2: Load R2, M(10) /R2 ← S3: Add R1, R2 /R1 ← S4: Store M(1024), R1 /Mem S5: Store M((R2)), 1024 /Mem where (Ri) means the content of I (a) Draw a dependence graph to S	- $1024/$ - $1024/$	0Fv/10) contains 64 in 6: 11	7
2.	Create a linked list of inte Language. Sort the list. You initially. Print the numbers b	ou may take user	user using the MIPS Assembly input for the number of nodes orting.	
3.	Case Study: Intel Proce	essors – i5 vs i	i7	
1.	Design the 32x32 Omega Network	ks with required num	aber of stages by using 2x2 switches	
2.	Complete the following code somemory. Print the result on consoludata array: .word 10 12 15 -10 13 82 -9 length: .word 10 sum: .word 0 .text	le. 943-7 #array={1 #load the	numbers stored consecutively in data 10,12,15,-10,13,82,-9,4,3,-7} length of the array as 10 finitialise sum to 0	
	main: la \$t3, array # \$t3 has the base address of data offset values. #Add your code here	# . All the subsequent	load base address of the array data can be accessed using respective	8
	Include the following numbers in the 10,20,30,40,50,77	ing in the array (da	ta memory). Add these numbers and	5
	Compare and analyze the relation machine instructions executed and	between the number	of data elements and total number of	

1.	D : 1			ocessor					
2.	Design the	e 32x32 B	aseline Ne	tworks with	required n	umber of s	tages by u	sing 2x2 switches	
	Languag	ge. Sort	the list.	ntegers en You may es before a	take use	r input f	ing the i	MIPS Assembly umber of node	y s
3.	Consider table:	the five-st	taged pip	elined proc	essor spec	ified by the	e followir	ng reservation	
		1	2	3	4	5	6		
	S1	X			•		X	7	
	S2		X			X	Λ		
	S3			X		Λ			
				A					
	S4				X				
	S5		X				X		
	c. List all t	the simple	the pipel	om the state	diagram.				
	c. List all t d. Identify e. What is f. What is g. What wi h. What wi	the simple the greed the MAL the minim ill be the r	cycles from y cycles a of this pipum allower aximum hroughput	om the state mong the s beline? ed constant throughput t if the min	cycle in us	sing this problem ?	is used 2		
1.	c. List all t d. Identify e. What is f. What is f. What wi h. What wi A two-leve frames {PF 1,0,2,2,1,7, (a) Show the above page memory. As (b) Repeat properties and the main memo (c) Comparcircular FIF	the simple the greed the MAL the minim the the minim till be the till be the till memory s) in the m 6,7,0,1,2,0 he success trace using the part (a) for my e the hit ratio of policy to	cycles from y cycles a of this pipum allow maximum hroughput system had ain memo 1,3,0,4,5,1, ive virtual mg the LF PFs are in the circulation in part of approximation in	om the state mong the speline? ed constant throughput if the minutes eight virtury. A certain 5,2,4,5,6,7,4 pages resisted replacer itially empty ar FIFO pages ts (a) and be mate the LR	cycle in use of this pip imum consual pages on program § 5,7,2,4,2,7,3 ding in the ment policy y.	sing this pieline? tant cycle on a disk to generated the same of the computer on the computer	is used ? to be mapped the following frames we the hit Compute	ped into four page ng page trace: with respect to the ratio in the main the hit ratio in the eness of using the ticular page trace	
	c. List all t d. Identify e. What is f. What is f. What wi h. What wi A two-leve frames {PF 1,0,2,2,1,7, (a) Show the above page memory. As (b) Repeat properties and the control of the c	the simple the greed the MAL the minim till be the rill be the till memory s) in the m 6,7,0,1,2,0 he success trace using summe the part (a) for rry e the hit race opolicy to se Study o	cycles from y cycles a of this pipum allow maximum hroughput system had ain memo 1,3,0,4,5,1,1 ive virtual ng the LF PFs are in the circulation in part of approximation of Intel Xeo	om the state mong the speline? ed constant throughput if the minutes eight virtury. A certain 5,2,4,5,6,7,6 pages resistally empty ar FIFO pages ts (a) and be mate the LR on Phi	cycle in use of this pip imum constitution program general pages of program general pages of program general policy y. The program general program general policy y. The program general policy with the program general pro	sing this pipeline? tant cycle on a disk to generated to 3,3,2,3 a four page y. Computent policy.	is used? to be mapped the following frames we the hit Compute the effective to this par	ng page trace: vith respect to the ratio in the main the hit ratio in the	

H. O. D.

Dept. Of Computer Science & Engineering
Alva's Institute of Engg. & Technology
Mijar, MOODBIDRI - 574 225



DEPARTMENT OF COMPUTER SCIENCE & EGINEERING

43.	4AL17CS104	SYED HUDAIF IBRAHIM	6	2	2	10	6	2	2	10	6	2	2	10	10
44.	4AL17CS108	VIHA B RAJU	6	2	2	10	6	2	2	10	6	2	2	10	10
45.	4AL17CS109	VIKAS A L	6	2	2	10	6	2	2	10	6	2	2	10	10
46.	4AL17CS112	VINOD KUMAR	6	2	2	10	6	2	2	10	6	2	2	10	10
47.	4AL17CS115	SUMAN RATHOD	6	2	2	10	6	2	2	10	6	2	2	10	10
48.	4AL17CS116	SAHANA C	6	2	2	10	6	2	2	10	6	2	2	10	10
49.	4AL17CS117	SINCHANA	6	2	2	10	6	2	2	10	6	2	2	10	10
50.	4AL17CS119	NACHIKETH S BHAT	5	2	2	10	6	2	2	10	6	2	2	10	10
51.	4AL17CS120	B SAI HARSHA	6	2	1	9	6	2	1	9	6	2	2	10	10
52.	4AL17CS122	RAVI MATH	6	2	1	9	6	2	1	9	6	2	2	10	10
53.	4AL18CS401	SANDHYA KAPSE	6	2	1	9	6	2	1	9	6	2	2	10	10
33.	III LICES IOI												4		

Faculty Name & Signature



DEPARTMENT OF COMPUTER SCIENCE & EGINEERING

26.	4AL17CS070	RACHANA K N	6	2	2	10	6	2	2	10	6	2	2	10	10
27.	4AL17CS071	RAGHAVI H	6	2	2	10	6	2	2	10	6	2	2	10	10
28.	4AL17CS073	RAKSHA S	6	2	2	10	6	2	2	10	6	2	2	10	10
29.	4AL17CS075	RANI M D	6	2	2	10	6	2	2	10	6	2	2	10	10
30.	4AL17CS076	RAVALI P	6	2	2	10	6	2	2	10	6	2	2	10	10
31.	4AL17CS077	ROHAN MAHAVEER	6	2	2	10	6	2	2	10	6	2	2	10	10
32.	4AL17CS080	SACHIN RAJORA	6	2	2	10	6	2	2	10	6	2	2	10	10
33.	4AL17CS081	SANA F HABIB	6	2	2	10	6	2	2	10	6	2	2	10	10
34.	4AL17CS089	SHETTY SATHVIK R	6	2	2	10	6	2	2	10	6	2	2	10	10
35.	4AL17CS090	SHILPA S U	6	2	1	10	6	2	1	10	6	2	2	10	10
36.	4AL17CS091	SHREETAL KALABANDI	6	2	2	10	6	2	2	10	6	2	2	10	10
37.	4AL17CS092	SHRINIVASA	6	2	2	10	6	2	2	10	6	2	2	10	10
38.	4AL17CS093	SHWETHA M S	6	2	2	10	6	2	2	10	6	2	2	10	10
39.	4AL17CS095	SNEHA K BAKALE	6	2	2	10	6	2	2	10	6	2	2	10	10
40.	4AL17CS097	SPOORTHI M S	6	2	2	10	6	2	2	10	6	2	2	10	10
41.	4AL17CS100	SUHAS M S	6	2	2	10	6	2	2	10	6	2	2	10	10
42.	4AL17CS101	SURYA PRAKASH S	6	2	2	10	6	2	2	10	6	2	2	10	10



DEPARTMENT OF COMPUTER SCIENCE & EGINEERING

9.	4AL17CS020	CHANDANA PATIL	6	2	2	10	6	2	2	9	6	2	2	10	10
10.	4AL17CS021	CHETANA H	6	2	2	10	6	2	2	9	6	2	2	10	10
11.	4AL17CS028	DHEERAJ KRISHNA D	6	2	1	10	6	2	1	9	6	2	2	10	10
12.	4AL17CS030	GAYATRI V KAMAT	6	2	1	10	6	2	1	9	6	2	2	10	10
13.	4AL17CS034	JAGATH HAREN	6	2	2	10	6	2	2	10	6	2	2	10	10
14.	4AL17CS035	JAYALAKSHMI M	6	2	2	10	6	2	2	10	6	2	2	10	10
15.	4AL17CS040	KAVANA V	6	2	2	10	6	2	2	10	6	2	2	10	10
16.	4AL17CS044	KOUSHIK S N	6	2	1	9	6	2	1	9	6	2	2	10	10
17.	4AL17CS046	LIKITHA M	6	2	1	9	6	2	1	9	6	2	2	10	10
18.	4AL17CS048	MADAN G GUDIGAR	6	2	2	10	6	2	2	9	6	2	2	10	10
19.	4AL17CS050	MHASKE POOJA S	6	2	1	9	6	2	1	9	6	2	2	10	10
20.	4AL17CS051	MAHEK SABHA	6	2	2	10	6	2	2	10	6	2	2	10	10
21.	4AL17CS052	NAGASHREE ARUN M	6	2	2	10	6	2	2	10	6	2	2	10	10
22.	4AL17CS055	NETRA SURESH G	6	2	2	10	6	2	2	10	6	2	2	10	10
23.	4AL17CS062	PRANAV L M	6	2	2	10	6	2	2	10	6	2	2	10	10
24.	4AL17CS066	PRIYA H T	6	2	2	10	6	2	2	10	6	2	2	10	10
25.	4AL17CS067	PRIYANKA KILLEDAR	6	2	2	10	6	2	2	10	6	2	2	10	10



DEPARTMENT OF COMPUTER SCIENCE & EGINEERING

Advanced Computer Architectures 17CS72/15CS72

Assignment Marks as per Rubrics

Rubrics:

A: Presentation of Problem Solution/Subject Seminar - 6 Marks

B: Submission of Problem Solution in Book / Hand-outs - 2 Marks

C: Submission as per deadline – 2 Marks

VII A Section

Sl.	USN	Name		Assign	ment 1			Assig	nment 2	2		Assi	gnment :	3	Final
No			A	B	C	Total	A	В	C	Total	A	В	C	Total	Marks
1.	4AL16CS047	MADUSHREE R	6	2	1	9	6	2	1	9	6	2	2	10	10
2.	4AL17CS002	AJEYASHREE K	6	2	2	10	6	2	2	9	6	2	2	10	10
3.	4AL17CS005	AMRUTHA M	6	2	2	10	6	2	2	9	6	2	2	10	10
4.	4AL17CS007	ANUSHA	6	2	2	10	6	2	2	9	6	2	2	10	10
5.	4AL17CS010	APEKSHA RAJENDRA R	6	2	1	9	6	2	1	9	6	2	2	10	10
6.	4AL17CS012	APOORVA K N	6	2	2	10	6	2	2	9	6	2	2	10	10
7.	4AL17CS015	ASHA RUDRAPPA T	6	2	2	10	6	2	2	9	6	2	2	10	10
8.	4AL17CS019	BHRAMARI P SHETTY	6	2	2	10	6	2	2	9	6	2	2	10	10



DEPARTMENT OF COMPUTER SCIENCE & EGINEERING

43.	4AL17CS083	SHAH DHRUVIL A	6	2	2	10	6	2	2	10	6	2	2	10	10
44.	4AL17CS084	SHAIFA SHALA	6	2	2	10	6	2	2	10	6	2	2	10	10
45.	4AL17CS085	SHANBHAG ATISH	6	2	2	10	6	2	2	10	6	2	2	10	10
46.	4AL17CS086	SHETTY ANKIT S	6	2	2	10	6	2	2	10	6	2	*2	10	10
47.	4AL17CS087	SHETTY DISHA R	6	2	2	10	6	2	2	10	6	2	2	10	10
48.	4AL17CS094	SINDHU N	6	2	2	10	6	2	2	10	6	2	2	10	10
49.	4AL17CS096	SOUNDARYA R	6	2	2	10	6	2	2	10	6	2	2	10	10
50.	4AL17CS098	SPOORTHI BALAJI	5	2	2	10	6	2	2	10	6	2	2	10	10
51.	4AL17CS099	SHRILATHA K K	6	2	1	9	6	2	1	9	6	2	2	10	10
52.	4AL17CS102	SUSHMITHA	6	2	1	9	6	2	1	9	6	2	2	10	10
53.	4AL17CS103	SUSHMITHA B P	6	2	1	9	6	2	1	9	6	2	2	10	10
54.	4AL17CS106	VARSHITHA	6	2	1	9	6	2	1	9	6	2	2	10	10
55.	4AL17CS107	VIDYA K C	6	2	1	9	6	2	1	9	6	2	2	10	10
56.	4AL17CS114	NIRIKSHA A	6	2	1	9	6	2	1	9	6	2	2	10	10
57.	4AL17CS118	JAIDITYA Y	6	2	1	9	6	2	1	9	6	2	2	10	10
58.	4AL17CS123	PRUTHVI B C	6	2	1	9	6	2	1	9	6	2	2	10	10
59.	4AL18CS400	SAGAR B V	6	2	1	9	6	2	1	9	6	2	2	10	10

Faculty Name & Signature
Dalhersulhan. S.



DEPARTMENT OF COMPUTER SCIENCE & EGINEERING

26.	4AL17CS037	JOHN ALSTEN TAURO	6	2	2	10	6	2	2	10	6	2	2	10	10
27.	4AL17CS038	K THRISHUL	6	2	2	10	6	2	2	10	6	2	2	10	10
28.	4AL17CS039	KANAKA B S	6	2	2	10	6	2	2	10	6	2	2	10	10
29.	4AL17CS041	KAVYA	6	2	2	10	6	2	2	10	6	2	2	10	10
30.	4AL17CS042	KAVYA R SHETTY	6	2	2	10	6	2	2	10	6	2	2	10	10
31.	4AL17CS045	LATHIK MOGER	6	2	2	10	6	2	2	10	6	2	2	10	10
32.	4AL17CS047	M C SUCHITHRA H	6	2	2	10	6	2	2	10	6	2	2	10	10
33.	4AL17CS053	NAIK NAYANA G	6	2	2	10	6	2	2	10	6	2	2	10	10
34.	4AL17CS054	NANDITHA R SHETTY	6	2	2	10	6	2	2	10	6	2	2	10	10
35.	4AL17CS056	PALLAVI	6	2	1	10	6	2	1	10	6	2	2	10	10
36.	4AL17CS057	PAVANA P	6	2	2	10	6	2	2	10	6	2	2	10	10
37.	4AL17CS059	PRAJNA	6	2	2	10	6	2	2	10	6	2	2	10	10
38.	4AL17CS063	PRAVEEN KUMAR S	6	2	2	10	6	2	2	10	6	2	2	10	10
39.	4AL17CS065	PREETHI	6	2	2	10	6	2	2	10	6	2	2	10	10
40.	4AL17CS074	RAMITHA Y S	6	2	2	10	6	2	2	10	6	2	2	10	10
41.	4AL17CS078	ROHAN VASHISTA	6	2	2	10	6	2	2	10	6	2	2	10	10
42.	4AL17CS079	ROUSHA	6	2	2	10	6	2	2	10	6	2	2	10	10

My Daniel Sandar



DEPARTMENT OF COMPUTER SCIENCE & EGINEERING

		THE COPE	6	2	2	10	6	2	2	9	6	2	2		
	4AL17CS004	AKSHATA N HEGDE	0			10	6	2	2	9	6	2	2	10	10
0.	4AL17CS006	ANILKUMAR B N	6	2	2				1	9	6	2	2	10	10
1	4AL17CS008	ANVITHA POOJARY	6	2	1	10	6	2	1			2	2	10	10
1.			6	2	1	10	6	2	1	9	6	2	.2		10
2.	4AL17CS009	ANVITHA U			2	10	6	2	2	10	6	2	2	10	10
3.	4AL17CS011	APOORVA H P	6	2	2			12	2	10	6	2	2	10	10
	4AL17CS013	ARUNA K	6	2	2	10	6	2	2			12	2	10	10
14.			6	2	2	10	6	2	2	10	6	2	2		10
15.	4AL17CS016	ASHIKA			1	9	6	2	1	9	6	2	2	10	10
16.	4AL17CS017	ASHWINI	6	2	1				1	9	6	2	2	10	10
17	4AL17CS018	ASHWINI S J	6	2	1	9	6	2				2	2	10	10
17.			6	2	2	10	6	2	2	9	6	2			10
18.	4AL17CS022	CHETHANA J			1	9	6	2	1	9	6	2	2	10	10
19.	. 4AL17CS024	D JASMINE JOYLINE	6	2	1				2	10	6	2	2	10	10
		DATTA KIRAN A B	6	2	2	10	6	2	2				2	10	10
20			6	2	2	10	6	2	2	10	6	2	2		
21	. 4AL17CS027	DHANYA BHAT			2	10	6	2	2	10	6	2	2	10	10
22	2. 4AL17CS029	DSOUZA ELSTON R	6	2	2				2	10	6	2	2	10	10
		GOWDA ROSHNI S	6	2	2	10	6	2				2	2	10	10
23			6	2	2	10	6	2	2	10	6	2			10
2	4. 4AL17CS033	HEMALATHA S			2	10	6	2	2	10	6	2	2	10	10
2	5. 4AL17CS036	JAYRAJ CHIRAG K	6	2	2	10									



DEPARTMENT OF COMPUTER SCIENCE & EGINEERING

Advanced Computer Architectures 17CS72/15CS72

Assignment Marks as per Rubrics

Rubrics:

A: Presentation of Problem Solution/Subject Seminar - 6 Marks

B: Submission of Problem Solution in Book / Hand-outs - 2 Marks

C: Submission as per deadline - 2 Marks

VII B Section

	TICAL	Nome		Assig	nment 1			Assign	nment 2		Assignment 3				Final
Sl.	USN	Name	A	B	C	Total	A	В	C	Total	A	В	C	Total	
No		M.C. CHWETHA	6	2	1	9	6	2	1	9	6	2	2	10	5
1.	4AL14CS040	M G SHWETHA	0	2	1									10	-
2.	441.1505026	DARSHAN M	6	2	2	10	6	2	2	9	6	2	2	10	5
4AL15CS026							-		9	6	2	2	10	5	
3.	4AL15CS061	NAOREM LAXMI DEVI	6	2	2	10	6	2	2	9	0	2	2	10	
		LANGE DE C	6	2	2	10	6	2	2	9	6	2	2	10	5
4.	. 4AL16CS015	ANUSHA P S	0	2	2	10	"	1							
			-	2	1	9	6	2	1	9	6	2	2	10	5
5.	4AL16CS063	POOJA RAJEEV	6	2	1	9	0	2			1.0				
			-	2	2	10	6	2	2	9	6	2	2	10	5
6.	4AL16CS113	TANOJ M	6	2	2	10									
			-	2	2	10	6	2	2	9	6	2	2	10	10
7.	4AL16CS078	HARSHITH S	6	2	2	10		1							10
0	4AL17CS003	AKSHAT KHANDE	6	2	2	10	6	2	2	9	6	2	2	10	10
8.	4AL17CS003	AKSHAT KHANDE													

Branch: CS

Semester: 7

1 4AL16CS047 32	Sl NO.	USN	17CS72
3	1	4AL16CS047	32
4 4AL17CS003 35 5 4AL17CS004 30 6 4AL17CS005 36 7 4AL17CS006 25 8 4AL17CS008 30 10 4AL17CS009 32 11 4AL17CS010 33 12 4AL17CS011 28 13 4AL17CS012 40 14 4AL17CS015 29 16 4AL17CS016 31 17 4AL17CS016 31 17 4AL17CS018 33 19 4AL17CS019 35 20 4AL17CS020 29 21 4AL17CS020 29 21 4AL17CS020 33 22 4AL17CS020 33 23 4AL17CS022 33 24 4AL17CS025 28 25 4AL17CS025 28 25 4AL17CS029 30 28 4AL17CS029 30 28 4AL17CS030 28 29 4AL17CS031 31 30 4AL17CS031 31 30 4AL17CS033 23 31 4AL17CS034 40 32 4AL17CS035 31 33 4AL17CS036 31 34 4AL17CS036 31 34 4AL17CS037 26 35 4AL17CS037 26 35 4AL17CS038 28	2	4AL16CS078	25 -
4 4AL17CS003 35 5 4AL17CS004 30 6 4AL17CS005 36 7 4AL17CS006 25 8 4AL17CS008 30 10 4AL17CS019 32 11 4AL17CS010 33 12 4AL17CS011 28 13 4AL17CS012 40 14 4AL17CS015 29 16 4AL17CS016 31 17 4AL17CS017 32 18 4AL17CS019 35 20 4AL17CS019 35 20 4AL17CS020 29 21 4AL17CS020 29 21 4AL17CS022 33 22 4AL17CS022 33 23 4AL17CS024 40 24 4AL17CS025 28 25 4AL17CS029 30 28 4AL17CS030 28 29 4AL17CS031 31 30 4AL17CS031 31 30 4AL17CS033 23 31 4AL17CS034 40 32 4AL17CS035 31 33 4AL17CS036 31 34 4AL17CS037 26 35 4AL17CS037 26 35 4AL17CS037 26	3	4AL17CS002	35
21 4AL17CS021 32 22 4AL17CS022 33 23 4AL17CS024 40 24 4AL17CS025 28 25 4AL17CS027 29 26 4AL17CS028 35 27 4AL17CS030 28 29 4AL17CS031 31 30 4AL17CS033 23 31 4AL17CS034 40 32 4AL17CS035 31 33 4AL17CS036 31 34 4AL17CS037 26 35 4AL17CS038 28	4	4AL17CS003	35
21 4AL17CS021 32 22 4AL17CS022 33 23 4AL17CS024 40 24 4AL17CS025 28 25 4AL17CS027 29 26 4AL17CS028 35 27 4AL17CS030 28 29 4AL17CS031 31 30 4AL17CS033 23 31 4AL17CS034 40 32 4AL17CS035 31 33 4AL17CS036 31 34 4AL17CS037 26 35 4AL17CS038 28	5	4AL17CS004	30
21 4AL17CS021 32 22 4AL17CS022 33 23 4AL17CS024 40 24 4AL17CS025 28 25 4AL17CS027 29 26 4AL17CS028 35 27 4AL17CS030 28 29 4AL17CS031 31 30 4AL17CS033 23 31 4AL17CS034 40 32 4AL17CS035 31 33 4AL17CS036 31 34 4AL17CS037 26 35 4AL17CS038 28	6	4AL17CS005	36 -
21 4AL17CS021 32 22 4AL17CS022 33 23 4AL17CS024 40 24 4AL17CS025 28 25 4AL17CS027 29 26 4AL17CS028 35 27 4AL17CS030 28 29 4AL17CS031 31 30 4AL17CS033 23 31 4AL17CS034 40 32 4AL17CS035 31 33 4AL17CS036 31 34 4AL17CS037 26 35 4AL17CS038 28	7	4AL17CS006	25 -
21 4AL17CS021 32 22 4AL17CS022 33 23 4AL17CS024 40 24 4AL17CS025 28 25 4AL17CS027 29 26 4AL17CS028 35 27 4AL17CS030 28 29 4AL17CS031 31 30 4AL17CS033 23 31 4AL17CS034 40 32 4AL17CS035 31 33 4AL17CS036 31 34 4AL17CS037 26 35 4AL17CS038 28	8	4AL17CS007	34 -
21 4AL17CS021 32 22 4AL17CS022 33 23 4AL17CS024 40 24 4AL17CS025 28 25 4AL17CS027 29 26 4AL17CS028 35 27 4AL17CS030 28 29 4AL17CS031 31 30 4AL17CS033 23 31 4AL17CS034 40 32 4AL17CS035 31 33 4AL17CS036 31 34 4AL17CS037 26 35 4AL17CS038 28	9	4AL17CS008	30
21 4AL17CS021 32 22 4AL17CS022 33 23 4AL17CS024 40 24 4AL17CS025 28 25 4AL17CS027 29 26 4AL17CS028 35 27 4AL17CS030 28 29 4AL17CS031 31 30 4AL17CS033 23 31 4AL17CS034 40 32 4AL17CS035 31 33 4AL17CS036 31 34 4AL17CS037 26 35 4AL17CS038 28	10	4AL17CS009	32
21 4AL17CS021 32 22 4AL17CS022 33 23 4AL17CS024 40 24 4AL17CS025 28 25 4AL17CS027 29 26 4AL17CS028 35 27 4AL17CS030 28 29 4AL17CS031 31 30 4AL17CS033 23 31 4AL17CS034 40 32 4AL17CS035 31 33 4AL17CS036 31 34 4AL17CS037 26 35 4AL17CS038 28	11	4AL17CS010	33
21 4AL17CS021 32 22 4AL17CS022 33 23 4AL17CS024 40 24 4AL17CS025 28 25 4AL17CS027 29 26 4AL17CS028 35 27 4AL17CS030 28 29 4AL17CS031 31 30 4AL17CS033 23 31 4AL17CS034 40 32 4AL17CS035 31 33 4AL17CS036 31 34 4AL17CS037 26 35 4AL17CS038 28	12	4AL17CS011	28
21 4AL17CS021 32 22 4AL17CS022 33 23 4AL17CS024 40 24 4AL17CS025 28 25 4AL17CS027 29 26 4AL17CS028 35 27 4AL17CS030 28 29 4AL17CS031 31 30 4AL17CS033 23 31 4AL17CS034 40 32 4AL17CS035 31 33 4AL17CS036 31 34 4AL17CS037 26 35 4AL17CS038 28	13	4AL17CS012	40
21 4AL17CS021 32 22 4AL17CS022 33 23 4AL17CS024 40 24 4AL17CS025 28 25 4AL17CS027 29 26 4AL17CS028 35 27 4AL17CS030 28 29 4AL17CS031 31 30 4AL17CS033 23 31 4AL17CS034 40 32 4AL17CS035 31 33 4AL17CS036 31 34 4AL17CS037 26 35 4AL17CS038 28	14	4AL17CS013	28
21 4AL17CS021 32 22 4AL17CS022 33 23 4AL17CS024 40 24 4AL17CS025 28 25 4AL17CS027 29 26 4AL17CS028 35 27 4AL17CS030 28 29 4AL17CS031 31 30 4AL17CS033 23 31 4AL17CS034 40 32 4AL17CS035 31 33 4AL17CS036 31 34 4AL17CS037 26 35 4AL17CS038 28	15	4AL17CS015	29 -
21 4AL17CS021 32 22 4AL17CS022 33 23 4AL17CS024 40 24 4AL17CS025 28 25 4AL17CS027 29 26 4AL17CS028 35 27 4AL17CS030 28 29 4AL17CS031 31 30 4AL17CS033 23 31 4AL17CS034 40 32 4AL17CS035 31 33 4AL17CS036 31 34 4AL17CS037 26 35 4AL17CS038 28	16	4AL17CS016	31
21 4AL17CS021 32 22 4AL17CS022 33 23 4AL17CS024 40 24 4AL17CS025 28 25 4AL17CS027 29 26 4AL17CS028 35 27 4AL17CS030 28 29 4AL17CS031 31 30 4AL17CS033 23 31 4AL17CS034 40 32 4AL17CS035 31 33 4AL17CS036 31 34 4AL17CS037 26 35 4AL17CS038 28	17	4AL17CS017	32 -
21 4AL17CS021 32 22 4AL17CS022 33 23 4AL17CS024 40 24 4AL17CS025 28 25 4AL17CS027 29 26 4AL17CS028 35 27 4AL17CS030 28 29 4AL17CS031 31 30 4AL17CS033 23 31 4AL17CS034 40 32 4AL17CS035 31 33 4AL17CS036 31 34 4AL17CS037 26 35 4AL17CS038 28	18	4AL17CS018	33
21 4AL17CS021 32 22 4AL17CS022 33 23 4AL17CS024 40 24 4AL17CS025 28 25 4AL17CS027 29 26 4AL17CS028 35 27 4AL17CS030 28 29 4AL17CS031 31 30 4AL17CS033 23 31 4AL17CS034 40 32 4AL17CS035 31 33 4AL17CS036 31 34 4AL17CS037 26 35 4AL17CS038 28	19	4AL17CS019	35 /
22 4AL17CS022 33 23 4AL17CS024 40 24 4AL17CS025 28 25 4AL17CS027 29 26 4AL17CS028 35 27 4AL17CS029 30 28 4AL17CS030 28 29 4AL17CS031 31 30 4AL17CS033 23 31 4AL17CS034 40 32 4AL17CS035 31 33 4AL17CS036 31 34 4AL17CS037 26 35 4AL17CS038 28	20	4AL17CS020	29 -
23 4AL17CS024 40 24 4AL17CS025 28 25 4AL17CS027 29 26 4AL17CS028 35 27 4AL17CS029 30 28 4AL17CS030 28 29 4AL17CS031 31 30 4AL17CS033 23 31 4AL17CS034 40 32 4AL17CS035 31 33 4AL17CS036 31 34 4AL17CS037 26 35 4AL17CS038 28	21	4AL17CS021	32
24 4AL17CS025 28 25 4AL17CS027 29 26 4AL17CS028 35 27 4AL17CS029 30 28 4AL17CS030 28 29 4AL17CS031 31 30 4AL17CS033 23 31 4AL17CS034 40 32 4AL17CS035 31 33 4AL17CS037 26 35 4AL17CS038 28	22	4AL17CS022	33
25	23	4AL17CS024	40
26 4AL17CS028 35 27 4AL17CS029 30 28 4AL17CS030 28 29 4AL17CS031 31 30 4AL17CS033 23 31 4AL17CS034 40 32 4AL17CS035 31 33 4AL17CS036 31 34 4AL17CS037 26 35 4AL17CS038 28	24	4AL17CS025	28
27 4AL17CS029 30 28 4AL17CS030 28 29 4AL17CS031 31 30 4AL17CS033 23 31 4AL17CS034 40 32 4AL17CS035 31 33 4AL17CS036 31 34 4AL17CS037 26 35 4AL17CS038 28	25	4AL17CS027	29
28	26	4AL17CS028	35 –
29	27	4AL17CS029	30 _
30 4AL17CS033 23 31 4AL17CS034 40 32 4AL17CS035 31 33 4AL17CS036 31 34 4AL17CS037 26 35 4AL17CS038 28	28	4AL17CS030	28
31 4AL17CS034 40 32 4AL17CS035 31 33 4AL17CS036 31 34 4AL17CS037 26 35 4AL17CS038 28	29	4AL17CS031	31 -
32 4AL17CS035 31 33 4AL17CS036 31 34 4AL17CS037 26 35 4AL17CS038 28	30	4AL17CS033	23 -
33 4AL17CS036 31 34 4AL17CS037 26 35 4AL17CS038 28	31	4AL17CS034	40
34 4AL17CS037 26 - 35 4AL17CS038 28	32	4AL17CS035	31 -
35 4AL17CS038 28	33	4AL17CS036	31 -
	34	4AL17CS037	26 -
36 4AL17CS039 30	35	4AL17CS038	28 -
	36	4AL17CS039	30

1	-			
	SI NO	. USN	17CS72	
	37	4AL17CS040	32 ~	1
	38	4AL17CS041	27	}
	39	4AL17CS042	24 _	-
	40	4AL17CS044	30 -	
	41	4AL17CS045	22	
	42	4AL17CS046	34 -	1
	43	4AL17CS047	33 -	
	44	4AL17CS048	27 /	
	45	4AL17CS050	36 -	-
	46	4AL17CS051	36 -	
	47	4AL17CS052	40 -	-
	48	4AL17CS053	31 -	-
	49	4AL17CS054	32 -	-
	50	4AL17CS055	35	1
	51	4AL17CS056	27 -	_
	52	4AL17CS057	29	-
	53	4AL17CS059	25 -	_
	54	4AL17CS062	38 -	-
1	55	4AL17CS063	21	_
	56	4AL17CS065	28 -	-
	57	4AL17CS066	30	
	58	4AL17CS067	40	/
	59	4AL17CS070	29	/
	60	4AL17CS071	31	
	61	4AL17CS073	33	5
	62	4AL17CS074	30	_
	63	4AL17CS075	26	/
	64	4AL17CS076	34	/
	65	4AL17CS077	40	/
	66	4AL17CS078	26	-
	67	4AL17CS079	28	_
	68	4AL17CS080	25	/
	69	4AL17CS081	31	/
	70	4AL17CS083	36	/
	71	4AL17CS084	29	/
	72	4AL17CS085	36	/
	73	4AL17CS086	31	-
	74	4AL17CS087	26	-
	75	4AL17CS089	33	/
П				

The Cities of the Control of the Cities of t

Sl NO.	USN	17CS72	
76	4AL17CS090	28	
77	4AL17CS091	35 /	
78	4AL17CS092	26 -	-
79	4AL17CS093	33 -	
80	4AL17CS094	26 –	_
81	4AL17CS095	40 /	
82	4AL17CS096	21 -	
83	4AL17CS097	28 _	
84	4AL17CS098	27	_
85	4AL17CS099	29 _	/
86	4AL17CS100	29 -	
87	4AL17CS101	36 /	
88	4AL17CS102	28 -	
89	4AL17CS103	29	
90	4AL17CS104	39 /	/
91	4AL17CS106	31 -	-
92	4AL17CS107	33 -	
93	4AL17CS108	40 -	
94	4AL17CS109	40 /	
95	4AL17CS112	21 -	
96	4AL17CS114	29 -	
97	4AL17CS115	37 -	
98	4AL17CS116	35 -	
99	4AL17CS117	40 -	
100	4AL17CS118	28	5
101	4AL17CS119	33	
102	4AL17CS120	31 -	
103	4AL17CS122	22 _	-
104	4AL17CS123	21 /	
105	4AL18CS400	21 -	
106	4AL18CS401	31 -	-

ALVA S INSTITUTE OF ENGINEERING AND TECHNOLOGY, MOODBIDRI

Branch: CS

Semester: 7

Sl NO.	USN	15CS72
1	4AL14CS040	15
2	4AL15CS026	13
3	4AL15CS061	- 15
4	4AL16CS015	12
5	4AL16CS063	16
6	4AL16CS113	12

Braft, As lintered in Will Cit. Portal on 2021-02-15 1A:39:A5



Alva's Institute of Engineering & Technology Shobhavana Campus, Mijar, Moodbidri, D.K - 574225 DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING Academic Year 2020-2021

VII SEM CSE TOPPERS LIST

4AL17CS067	PRIYANKA KILLEDAR
4AL17CS024	D JASMINE JOYLINE
4AL17CS052	NAGASHREE ARUN M
4AL17CS034	JAGATH HAREN
4AL17CS007	ANUSHA
4AL17CS053	NAIK NAYANA GANAPATI
4AL17CS017	ASHWINI
4AL17CS109	VIKAS A L

Capt. Of Capt. Microbiles 1. 574 225



Alva's Institute of Engineering & Technology

Shobhavana Campus, Mijar, Moodbidri, D.K - 574225
DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

Academic Year 2020-2021

VII SEM CSE POOR PERFORMERS LIST

4AL14CS040 M G SHWETHA

4AL15CS061 NAOREM LUXMI DEVI

4AL16CS047 MADHUSHREE R

4AL16CS015 ANUSHA P S

4AL16CS063 POOJA RAJEEV

4AL16CS113 TANOJ M

4AL16CS078 S HARSHITH

4AL17CS045 LATHIK MOGER

4AL17CS063 PRAVEEN KUMAR S

4AL17CS066 PRIYA H T

4AL17CS120 B SAI HARSHA

4AL17CS123 PRUTHVI B C

4AL18CS401 SANDHYA KAPSE

4AL14CS040 M G SHWETHA

4AL15CS061 NAOREM LUXMI DEVI

4AL16CS047 MADHUSHREE R

4AL16CS015 ANUSHA PS

4AL16CS063 POOJA RAJEEV

4AL16CS113 TANOJ M

4AL16CS078 S HARSHITH

4AL17CS045 LATHIK MOGER

4AL17CS063 PRAVEEN KUMAR S

4AL17CS066 PRIYA H T

4AL17CS120 B SAI HARSHA

4AL17CS123 PRUTHVI B C

4AL18CS401 SANDHYA KAPSE

Alva's matter, Woodbadel - 674 225

	CBCS S
i sied	
MOGUSN	

17CS72

Seventh Semester B.E. Degree Examination, Jan./Feb.2021 Advanced Computer Architectures

Time: 3 hrs. Max. Marks: 100

Note: Answer any FIVE full questions, choosing ONE full question from each module.

Module-1

- a. With the help of block diagrams, explain Flynn's classification of computer architectures.
 (10 Marks)
 - b. Describe the shared-memory multiprocessor models.

(10 Marks)

OR

2 a. Define the types of data dependence. Also compute the dependence graph for the following code segment:

S₁: Load R1, A

S2: Add R2, R1

S3: Move R1, R3

S4: Store B, R1

(10 Marks)

b. Explain the characteristics of the following static connection networks:

(i) Linear array.

(ii) Ring.

(iii) Binary tree.

(iv) Mesh.

(10 Marks)

Module-2

3 a. Distinguish between RISC and CISC processor architectures, with block diagrams.

(10 Marks)

b. Explain VLIW processor architecture and its pipeline operations.

(10 Marks)

UK

a. Compare the two virtual memory models for multiprocessor systems.

(10 Marks)

b. Illustrate four level memory hierarchy.

(04 Marks)

c. Define the various page replacement policies.

(06 Marks)

Module-3

5 a. Illustrate daisy-chained and distributed arbitration techniques.

(10 Marks)

b. List the various Cache mapping schemes. Also explain any two schemes.

(10 Marks)

OR

6 a. Consider the following pipeline reservation table:

				1	me	-,		
		1	2	3	4	5	6	7
	SI	X						X
Stages	S_2		X		X			
	S_3			X		X		

- (i) What are the forbidden latencies?
- (ii) What is the initial collision vector?
- (iii) Draw the state transition diagram
- (iv) List all the simple cycles.
- (v) List all the greedy cycles.
- (vi) Determine the minimal average Latency.

(10 Marks)

b. Explain the usage of prefetch buffers in instruction pipelining.

(66 Marks)

c. Illustrate internal data forwarding technique.

(94 Marks)

		Module-4	
7	a.	Define the two approaches of snoopy bus cache coherence protocol. Also writ	e the state
		transition graphs for write through and write back cache.	(10 Marks)
	b.	Explain in detail, three types of cache directory protocols.	(10 Marks)
		OR	
8	a.	Explain the flow control methods for resolving a collision between two packets	requesting
		the same outgoing channel.	(10 Marks)
	b.	Distinguish between store-and-forward routing and wormhole routing schemes.	(04 Marks)
	c.	Define the various vector instruction types.	(06 Marks)
		Module-5	
9	a.	Explain the mechanisms used for interprocess communication.	(06 Marks)
	b.	Describe the compilation phases in parallel code generation.	(08 Marks)
	c.	Explain the sole-access protocols used in synchronization.	(06 Marks)
		OR	
10	a.	Explain the concept of recorder buffer as a processor element.	(06 Marks)
-	b.	With the help of a block diagram, explain the role of reservation stations used in	Fomasulo's
	0.	algorithm.	(08 Marks)
	c.	Write and explain state transition diagram of 2 bit branch predictor.	(06 Marks)

* * * *

17CS72

Re: Sir, regarding Modification of Scheme and solutions

"Ravishankar K C" <kcrshankar@gmail.com>

To: boe@vtu.ac.in

February 16, 2021 1:44 PM

Sir

Schemes of 17CS72 and 17IS72 have been verified and approved. This is for your kind reference and needful Regards
Dr K C Ravishankar
Chairman BOE CS AND IS

Dr K C Ravishankar Principal GEC Hassan

On 16-Feb-2021, at 11:41 AM, boe@vtu.ac.in wrote:

<17CS72.pdf> <17IS72.pdf>

DAPPROVED"

Registrar (Evaluation)

Provesygraya Technological University

BELAGAVI - 590018





Visvesvaraya Technological University Belagavi, Karnataka – 590 018.

	GO.	MIN
Subject Titl		Scrutinizer
Question	le: Advanced Computer Architecture, Subject Code: 17CS	Marks
Number	Solution	Allocated
1. a)	Module-1:	
1 4)	Flynn's classification	10
	SISD-Single instruction sufferdata	1
	SIMD - Smyle instruction middle data +	
	MIMD - Multiple instrution, multiple data +	
	MISD Trouble and explanation	
	MIMD-Multiple Edistration Sight datastream MISD-Multiple Edistration Sight datastream Llock diagrams and explanation— Llock diagrams and explanation— 2.5 marks each	
(2	shared - memony models	10/
	NUMA - 3 masks & Stock diagrams NUMA - 4 masks & and explanation COMA - 3 masks	
	tourse A marks (Stock and entire	
	Noted - 3 marks) and capter	
	COMA - 3masks >	
K. a)	5 types of data dependences - 1 mark each	10
	the dependence	
	1 11 4 4 124 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
	onogen definite.	
	t/o dependence dence	
	t/o dependence Lenknown dependence Venknown dependence	
	dependence graph - 5 moons	
	SIL.	
	~/ \ \	55
	(5) 0 (9)	
	94 1	
	**	
	(53)	

Subject Title: Advanced Computer tochitectures Subject Code: 17CS72

	e: Advanced Compretor Architectures Subject Code: 17	Marks			
Question Number	Solution				
24)	Linear 2007 1-7 retwork N-1 Links degree 2 b = 1 - 2.5 mords	10			
	sing 14 500 a 2 unidirettional or 13 degree 2 12 degree 2 12 degree 2 13 degree 2 15 degree 2 10 2 so degree 2 10				
	diameter 2(K-1) Scalable 2.5 marks mech ork modes degree - 2K drameter K(m-1) - 2.5 marks				
7	Module-2	10			
	RISC and CISC block diagram -6 mortes Complemention - 4 mortes VLIM processor block diagram-6 more explanation -4 more				

Subject Title: Advanced Computer Architectury Subject Code: 170572

No. of Concession, Name of Street, or other party of the Concession, Name of Street, or other pa	le: Advanced Computer Architectury Subject Code: 110				
Question Number	Solution				
4. a	vertual memory models:	10			
	Private virtual memory - 5 merly -globally shared virtual memory -5 merts four level Grierarchy in memory level 0 Registro 1	04			
	level 2 Main Mammy Cost per Sut level 2 Main Mammy Cost per Sut level 3 Disk level 4 / Backup Capacity Page repleament polocies LRU, OPT FIFO, LFU circular LRU, opt FIFO, LFU circular FIFO and Random Leplacement FIFO and Random Leplacement Module - 3	06-			
	Daisy chained central arbitration Smarks Literation - Smarks	10			
5)	Cache mapping schemes Cache mapping schemes direct fully associative 2 masks Explanation to any two of the above schemes 4 masks each.	10-			

Subject Title: Advanced Computer Architectures Subject Code: 170572

-	e: Advanced Computer Architectures Subject Code: 170	572
Question Number	Solution	Marks Allocated
6. a)	SI: $44=6$ S2: $4-2=2$ S3: $5-3=2$ 11) Tartial cellishing vector: 100010 (4.77) (100010) 3 4.77 4 (100011) 3 4.77 (1) (4), (1,7), (1,3), (3,5), (4,5), (4,5), (5,7) (3,4), (5,7), Simple cycles (3,4), (5,7), Simple cycles	10
5)	Explanation of prefetch buffers - Sequential buffer 2 marks each - target buffer 2 marks each - target buffer 4 - 100p buffer 4 module - 4	06
Ι ν)	write-invalidate policy-2 mores write-invalidate policy-2 mores write-update policy-2 mores state tomosition geophs o write through cache 2 mores write through cache 4 mores full map directory-A mores eve ction-2 mores; chained 3 more	10
6c)	Internal clate formarding i) store-load ii) boad-load 2 marks each	04

	e: Advanced Computer Architectury Subject Code:	CS72				
Question Number	Solution					
0 01	Stow control methods: 2.5 morseach	Allocated				
0. 1	Buffering	10				
	Salto in a					
	Blacking					
	descarde retornomission					
	Defor after beig blocked	04				
5)		-,				
	Store-and control - 2 mostes	06				
c)	reign instruction 1/100 - 1111	06				
	increase worth					
	vector-scalar gather & scatter	1				
	vector-scalar gather & scatter rector-memory, Masking.					
9.01	TBC Module-5					
	IBC 2 mesh	06				
	Shared variable - 3 mosts message passing mosts					
	message pais	08				
5)	compilation phases optimizations,					
	TI- MANONIONO,					
	Flow analysis, In Super scalar Podlel Code generation Super scalar Scheduling Shared marion multiproussery Scheduling Shared marion multiproussery Distributed multicomputer	7				
	- I dile chered many					
	Distilited mut computer	06				
	homotocols 2 warks call					
()	Lock Synchron's ton & optimistic synchronization					
	Lock Synchrom2 ston &					
	optimistic synchronization	20				
10	Server 1 4 contries - 2 morn	06				
(a)	Reorder Light diagram					
/	explanation - 24 maril 16.4 diagram	80				
	algorithm?					
5)	optimistic synchronization server synchronization Server synchronization Reorder Lufter certains - 2 months explanation - 24 months Tomasalo's algorithms block diagram Tomasalo's algorithms block diagram Caplanation to sexuration stations					
	Chalanton to Rexivation					
	Registre renaming _ 4 mosts					
	rigist , _ 4	55				
^	- 15. I rand - Predutor	06				
5/	2 of States townstrong trageon					
	2 Lit branch predictor State tognithm trageon 2 works					
Park State of the Control of the Con	explanation - 3 marks					
	explanation - 3					
	« ADDPOV	n"				
	- APPROVE	<u> </u>				

Registrar (Evaluation)

Visvesvaraya Technological University

BELAGAVI - 590018

Question Bank

Advanced Computer Architectures (17CS72/15CS72)

Module-I

- 1. Briefly explain the generations of computers
- 2. Explain the elements of modern computers
- 3. Describe the Flynn;s classification with diagram
- 4. List the performance factors and system attributes. Explain how performance factors are influenced by system attributes
- 5. Problems related to Average CPI, MIPS and Execution time
- 6. Explain the different shared memory Multiprocessos
- 7. Explain the architecture of vector super computer with neat diagram.
- 8. Write a note on PRAM and VLSI Models
- 9. What are the conditions of parallelism? Explain the types of data dependence.
- 10. Illustrate the data dependence in programs with example
- 11. How to detect parallelism in a program using Bernsteins Conditions? Explain
- 12. Mismatch between software and hardware parallelism
- 13. Comparison of Flow mechanisms
- 14. Program graph before and after grain packing with diagram
- 15. List and explain static interconnection networks
- 16. Draw Baseline and Omega Networks
- 17. What is DoP? Explain Average Parallelism in Divide and Conquer algorithms
- 18. Explain Efficiency, Utilization, Quality and Amdahl's law with example
- 19. Scalability analysis and approaches

Module-II

- 1. What are the characteristic of CISC and RISC architecture? Explain
- 2. What are the virtual memory models for multiprocessor system?
- 3. Explain address translation mechanism using TLB and page table.
- 4. Explain typical superscalar RISC processor architecture with giagram
- 5. Explain inclusion, coherence and locality properties.
- 6. Explain the concept of register windows in the SPARC architecture with diagram
- 7. Describe VLIW architectures with diagram
- 8. Explain the four level memory hierarchy with parameters access rate and cost
- 9. Explain the page replacement policies and corresponding example
- 10. Explain the memory characteristics of a typical mainframe computers
- 11. Explain symbolic processors with diagram

Module-III

- 1. With diagram explain the Backplane bus specifications
- 2. What is arbitration? Explain different types of arbitration.

- 3. Explain the different cache addressing models
- 4. Explain sequential and weak consistency models.
- 5. With example diagram explain the direct mapping cache organization
- 6. What Set associative cache design? Explain with diagram
- 7. List the cache performance issues
- 8. Explain shared memory organizations with diagram
- 9. Explain the Asynchronous and Synchronous models of pipeline units
- 10. Define Speedup, Efficiency and Throughput
- 11. Problems related to Non-linear pipeline processors
- 12. Explain the mechanisms for Instruction pipelining
- 13. What are the different techniques for branch prediction? Explain.
- 14. Explain multiply pipeline design to multiply two 8-bit integers.

Module-IV

- 1. Explain the schematic design of a row of crosspoint switches in a crossbar network
- 2. Discuss the blocking and non-blocking effects of omega network with example
- 3. What is cache coherence problem? Explain cache coherence problems in data sharing and process migration
- 4. Explain two approaches of Snoopy bus protocols
- 5. Describe snoopy bus protocols with state diagrams
- 6. How to resolve cache coherence problems using directory based protocols? Explain with diagrams
- 7. Explain Message Routing schemes
- 8. List and explain the vector instruction types
- 9. Describe the Vector Memory Access Schemes
- 10. Compare the features of Cray Y-MP, C-90 and MPP
- 11. Draw the architecture model of Cray Y-MP system
- 12. Write a note on Compound Vector Operations
- 13. Explain the architecture of CM-2
- 14. Explain the latency hiding techniques
- 15. Define context switching policies
- 16. Explain MIT J machine architecture with schematic block diagram
- 17. Compare 3 types of dataflow machines
- 18. Draw the dataflow graph for the calculation of cos x

Module-V

- 1. Explain the shared variable models in parallel models
- 2. Describe the different language features for parallelism
- 3. Explain the Compilation phases in parallel code optimization with diagram
- 4. Explain Lexicographic order for sequential execution of successive iterations in loop structure
- 5. Write a Testing algorithm for dependence tests

- 6. Explain Vectorization and Parallelization methods
- 7. Construct a DAG for inner loop kernel of bubble sort program
- 8. Explain the following principles of Synchronization
 - a. Atomic operations
 - b. Wait protocols
 - c. Fairness policies
 - d. Sole access protocols
- 9. Explain the different modes of Multiprocessor Execution
- 10. Illustrate the model of typical processor
- 11. Explain the concept of operand forwarding
- 12. Write note on Reorder buffer and Register Renaming
- 13. Explain Tomasulo's Algorithm

Course

Teacher

Dept. Of Computer Science & Engineering
Alva's Institute of Engg. & Tachnology
Mijar, MOODBIDRI - 574 225

Seventh Semester B.E. Degree Examination, Jan./Feb.2021 Advanced Computer Architectures

Time: 3 hrs.

Max. Marks: 100

Note: Answer any FIVE full questions, choosing ONE full question from each module.

Module-1

1 a. With the help of block diagrams, explain Flynn's classification of computer architectures.

(10 Marks)

b. Describe the shared-memory multiprocessor models.

(10 Marks)

OR

2 a. Define the types of data dependence. Also compute the dependence graph for the following code segment:

S₁: Load R1, A

S2: Add R2, R1

S₃: Move R1, R3

S₄: Store B, R1

(10 Marks)

- b. Explain the characteristics of the following static connection networks:
 - (i) Linear array.

St

- (ii) Ring.
- (iii) Binary tree.

(iv) Mesh.

(10 Marks)

Module-2

a. Distinguish between RISC and CISC processor architectures, with block diagrams.

(10 Marks)

b. Explain VLIW processor architecture and its pipeline operations.

(10 Marks)

- OI
- 4 a. Compare the two virtual memory models for multiprocessor systems

(10 Marks) (04 Marks)

b. Illustrate four level memory hierarchy.c. Define the various page replacement policies.

(06 Marks)

- Module-3
- 5 a. Illustrate daisy-chained and distributed arbitration techniques.

(10 Marks)

b. List the various Cache mapping schemes. Also explain any two schemes.

(10 Marks)

OR

6 a. Consider the following pipeline reservation table:

Time \rightarrow

		1	2	3	4	5	6	7
	S_1	X					4	X
ages	S_2		X		X	0		/
	S_3			X		X	5	
(:)	TT	714		1 (1.	1/1	1 - 4	

- (i) What are the forbidden latencies?
- (ii) What is the initial collision vector?(iii) Draw the state transition diagram
- (iv) List all the simple cycles.
- (v) List all the greedy cycles.
- vi) Determine the minimal average Latency. (10 Marks)
- b. Explain the usage of prefetch buffers in instruction pipelining. (06 Marks)
- c. Illustrate internal data forwarding technique.

(04 Marks)

Module-4

- a. Define the two approaches of snoopy bus cache coherence protocol. Also write the state (10 Marks) transition graphs for write through and write back cache. (10 Marks)
 - Explain in detail, three types of cache directory protocols.

- OR Explain the flow control methods for resolving a collision between two packets requesting 8 (10 Marks) the same outgoing channel.
 - b. Distinguish between store-and-forward routing and wormhole routing schemes. (04 Marks) (06 Marks)
 - Define the various vector instruction types.

- Module-5 Explain the mechanisms used for interprocess communication. (06 Marks) 9 (08 Marks) Describe the compilation phases in parallel code generation.
 - (06 Marks) c. Explain the sole-access protocols used in synchronization.

- (06 Marks) Explain the concept of recorder buffer as a processor element. 10
 - With the help of a block diagram, explain the role of reservation stations used in Tomasulo's (08 Marks) algorithm. 🔥 🥒
 - Write and explain state transition diagram of 2 bit branch predictor. (06 Marks)

CBCS SCHEME

USN						15CS72

Seventh Semester B.E. Degree Examination, Dec.2018/Jan.2019 **Advanced Computer Architecture**

	Tin	ne: 3	3 hrs. Max	. Marks: 80
		N	ote: Answer any FIVE full questions, choosing ONE full question from each	module.
çe.			Module-1	
racti	1	a.	List the performance factors and system attributes. Explain how performance	nce factors are
nalpi			influenced by system attributes.	(08 Marks)
as m		b.	Explain the architecture of vector super computer with neat diagram.	(08 Marks)
g blank pages. = 50, will be treated as malpractice.				
trea	2	•	OR What are the conditions of parallelism? Explain the types of data dependence	(0(Mada)
ages I be	2	a.	What are the conditions of parallelism? Explain the types of data dependence. What are the metrics affecting scalability of a computer system?	
ık p		b. c.	What are the important characteristics of parallel algorithms?	(06 Marks) (04 Marks)
blan 50,		C.	what are the important characteristics of paramet argorithms:	(04 Marks)
ing -8+			Module-2	
42-	3	a.	What are the characteristic of CISC and RISC architecture?	(04 Marks)
ren eg,		b.	What are the virtual memory models for multiprocessor system?	(04 Marks)
the		c.	Explain address translation mechanism using TLB and page table.	(08 Marks)
S on				
line			OR OR	
oss	4	a.	Explain typical superscalar RISC processor architecture.	(08 Marks)
al cr		b.	Explain inclusion, coherence and locality properties.	(08 Marks)
oly pu				
diagon or an			Module-3	
raw	5	a.	What is arbitration? Explain different types of arbitration.	(08 Marks)
ly di eval		b.	Explain sequential and weak consistency models.	(08 Marks)
Sori 1 to				
npul	,		OR What are the different took investigate for house have disting 2 Free lair	(00 3/6 1)
con 1, ag	6	a.	What are the different techniques for branch prediction? Explain.	(08 Marks)
ers,		U.	Explain multiply pipeline design to multiply two 8-bit integers.	(08 Marks)
nsw		1	Module-4	
ur a	7	a.	Explain routing in omega network.	(08 Marks)
g yo of i		b.	What are different vector – access memory schemes? Explain any two of them	
eting				
nple			OR	
y re	8	a.	What are the implementation models of SIMD? Explain them.	(08 Marks)
An		b.	Explain four context-switching policies.	(08 Marks)
Note			Module-5	
unt N	9	a.	What are the issues in using shared-variable model?	(08 Marks)
orta		b.	Explain different phases of parallelizing compiler with a diagram.	(08 Marks)
Important Note: 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages. 2. Any revealing of identification, appeal to evaluator and /or equations written eg, 42+8 = 50, will be				
	10		OR Evaloin testing algorithm for dependence testing	(00.35
	10	a.	Explain testing algorithm for dependence testing. What are the principles of symphonization machanisms? Explain them	(08 Marks)
		b.	What are the principles of synchronization mechanisms? Explain them.	(08 Marks)



ALVA'S INSTITUTE OF ENGINEERING & TECHNOLOGY

(A Unit of Alva's Education Foundation)

Shobhavana Campus, Mijar-574225, Moodbidri, D.K Phone: 08258-262725, Fax: 08258-262726

Affiliated to VTU Belagavi and Approved by AICTE, New Delhi, Recognized by Govt. of Karnataka

ATTENDANCE BOOK

Academic Year	2020-21
Semester	: Th B.
Period of the Semester	: From 1 St Sep, 2020 to 16th Jan. 2021
Subject with Code	ADVANCED COMPUTER (170572)
Name of the Faculty	. PLADHUSUDHAN.S.
Department	CSE

VISION OF THE INSTITUTE

"Transformative education by pursuing excellence in Engineering and Management through enhancing skills to meet the evolving needs of the community"

MISSION OF THE INSTITUTE

- To bestow quality technical education to imbibe knowledge, creativity and ethos
 to students community.
- To inculcate the best engineering practices through transformative education.
- To develop a knowledgeable individual for a dynamic industrial scenario.
- To inculcate research, entrepreneurial skills and human values in order to cater the needs of the society.

1	8	3	-	
		1	4	
	À	H	4	
	f	l	1	
13	-	į,	Ô	

AIET		Lesson Pla	n & Exe	cution	Format/No. Issue No. Rev. No.	01 00	D 08	
Name of the	ne faculty	3-11A 11	Os	(ADH)	AHQUZHA	N. S.		,
Semester	and Section	hall w		Th Sem	B-5	ec.		3
Date of Co	mmencem	ent			Sept, 20			ì
Last Work	ing Day of	the Semester	11	16th :	Jag. 202	-)		4
Source Ma	aterials List			,	. 1 . 20 . 113	. A.		
1.	1 13		Ad	Evanced Kai Hos	Computer and, Nas Veli tectur John L. F	. Archit	ect an	ures
2.			Con	porter &	Tong L. +	ri Aqua	sh't	atire A. Datte
3.	2/01 ,		1 1	10000	was so			1
4.		ar or aller the		(30,00	WAY J. A			
5.	1/18		(L.	-diracti		4	1
Subject N	ame			2310/2112-3	Variable.			
	1,0	Plan)	of Trake	Execution		
Period	Date	Topics to be cover	red	Source Material needed	Topics Co	vered D	ate	Source Materia Referre
	1/9	Theory of Par In: parallel Com models.	alkti puter	1	Theory of parallel parallel Computer mode	Ligur: 1/2	po	
2	5/9	The State of Computing		bus.	The sta	te of	/a/ 20	64
3,	7/9	Multiprocesse and Multicompu	4	crrs	Multipor and Phulticon	nactor	r.A	
4	10/9	Multirector of SIMD Comp PRAM and VLSI Mode	ides	1	Multive	ctor 10	0/9	31

		Plan	and to the original process from the Co	Executi	on	
Period	Date	Topics to be covered	Source Material needed	Topics Covered	Date	Source Material Referred
5	12/9	Program and N/10 properties Conditions of the List		PRAM & VLSI Models.	12/9	
6	4/9	program partitioning and Scheduling		Program and Network prop exist.	14/9	
7	17/9	program ton twe chanisms S/m interconnect architectures		Condition of parallelism		
8	19/9	Principles of Scalable Neufolinance metricy Neufolinance metricy and measures)	program parti diming and Scheduling	19/9	
9	21/9	parallel processing applications speed up reformance laws.)	program flow muchanesms	21/9	
10	24/9	Scalability analysis and approaches.	1	System Inter Connect archi fectures	24/9	
11	26/9	Module-2 Advanced processor Technology		Principles of Tradable Performance	26/g	September 1
12_	28/9	Advanced processor Technology	1	metrics and measures.	28/9	
13	1/10	Superscalar and vector processors		processing Applications	1/10	
14	3/10	Superscalar and Vector. Processors		Speed-up Neifrimance Jaws	3/10)
15	5/10	Super Scalar and Vector Processors		Icalability analysis and approaches	5/10	
16	8/10	Memory Hierarchy Technology		Advanced Processor Acchnology	8/10	1
17	10/10	Memony Hierarchia Technology		processes technology	19/10	1

		Plan		Executi	on	
Period	Date	Topics to be covered	Source Material needed	Topics Covered	Date	Source Materia Referre
81	12/10	Memony Hierarchy Technology	1,3,6	Advanced processor technology	12/10	11
19	15/10	Virtual memory Nechnology	A Service Commencer	Superscalar and vector processors	15/10	18
20	17/10	nemons technology	1	Superscalar and Vector processors	17/10	
21	19/10	Module -3. Bus systems	1	Superscalar and vector processors	19/10	H
212	22/10	Cache memory organization	e vice idisa	Demony Hier archy Technology	22/10	ar.
23	24/10	Shared memory organization	(10.i)	Memory Hierarchs Technology	24/10	àgE.
24	29/10	Sequential and went Contisting models.	(i) (i)bo:	Plemony Hierarchy Technology	29/10	. Es
25	2/11	Sequential and Neak consistency models		Virtual memory Jeehnology	2/11	36
26	5/1,	pipelining and superscalar techniques	7/ 17	Virtual memory technology.	1/11	(Jz
217	1/11	Linear. pipeline piocessors	1	Bus Lysterns	7/11	زر ه
28	9/1,	Non linear pipeline processors	moussi Lage	Bus Systems	9/11	1-12
29	12/1	Instruction pipeline Design	(Mary	Cache memory organizations	12/11	935
30	20/11	Arethmetic Nipeline Design.	Coile Verme	Cache memory organizations	20/1	8 11

		Plan		Executi	ion	
Period	Date	Topics to be covered	Source Material needed	Topics Covered	Date	Source Materia Referred
81	12/10	Hemony Hierarchy Technology		Advanced processor technology	12/10	11
19	15/10	Wirtual memon	The same	Superscalar and vector processors	15/10	18
20	17/10	nemons technology	1	Superscalar and Vector processors	17/10	ide
21	19/10	Module-3. Bus systems	1	SuperScalar and vector processors	19/10	1
212	22/10	Cache memory organization	2002 - 13/131 - 2	Memon Hier	22/10	ar
23	24/10	Shared memory organization	(1000)	Memory Hierarchs Technology	24/10	oj E
24	29/10	Sequential and weak Contristaly models.	ing maken	Blemony Hierarchy Technology	29/10	· (1)
25	2/11	Sequential and Weak Consistency models		Virtual memory Lectrology	2/11	8 S
26	5/11	pipelining and Superscalar techniques	\$ 2)2)	Virtual memory technology.	1/11	SP.
217	1/1,	Linear. pipeline processors	1	Module-3 Bus Lysterns	1/11	را ه
28		Non linear pipeline piocessors	on Marie	Bus Systems	9/11	10
29	12/1	Instruction pipeline Design	o legan	Cache memory organizations	12/11	15
30	20/11	Arethmetic répeline Design.	costs	Cache memory organizations	2%	343

è

		Plan		Execu	ution	
Period	Date	Topics to be covered	Source Material needed	Topics Covered	Date	Source Material Referred
31	21/11	Module-4. Dhulbiprocessor System Interconnects		Shared memos Organizations	2/1	1
32	23/11	Cache Coherence and Synchroni Zation Mechanisms	1	Shared memal Organizations	22/11	Ũ!
33	25/1	Three generations of Multicomputers Dessage passing Dechanisms.	1	Sequenteal and weak Confistency made	25/11	, 6 (),
34	26/11	rector processing principles) . 2	Lérear répetione processors	26/11	
35	27/1,	Multiprocessors Compound vector Mocessing	- 43	Lénear répeliene riocessirs	27/11	2 2
36	28/11	SIMD Compulir organization	l cras	Non linear ripeline riocessiss	28/11	1
37	30/11	Latery Hiding techniques principles of Multithreading		Instruction ripeline Design	30/11	,1e
38	2/12	fine grain Multicomputers	1. 1.	Arthmetic Pépeline Design	2/12	a f
39	3/12	Skalabb and multithreaded architectures	1	Arthmetic Ripeline Design.	3/12	3 3
40	4/12	Data flow & Hybrid architectures.)	Module-4 Multiprocessor System Interconnects	4/12	213
41	5/12	Module 5 parallel programmi y models parallel language p compiles Dependence analysis of data arrays	1	Cache Cohorence & Synchronization Mechanisms.	5/12	26
42	1/12	enisonments	1	Three generations of Bruth: Computers	7/12	1
43	9/12	Synchwnitation and Mulhiprocess: of models	1	Mollage	9/12	26

Daried		Plan		Executi	on	
Period	Date	Topics to be covered	Source Material needed	Topics Covered	Date	Source Materia Referred
44	10/12	Shared Variable pgm Structures Computer architecture basi'c design i'ssur	P	Vector Processing principles	1%2	
45	11/12	problem definition model of a typical processor	١	Multivector	11/12	1
46	12/12	Compiler detected Instruction level rarallelism.	1	Compound Vector Processing	12/12	· I a
47	14/12	reard forwarding rearder buffer Register Irenaming	1	SIMD Computer Organizations	14/12	G J
48	16/12	Tomosulos Alg Branch prediction	1	Latency-Hiding Dechniques	16/12	de la constantina della consta
49	17/2	Limitations in explositing instructions level parallelism	1	Principles of Multithreading	17/12	19
50	18/12	Thread level parallelism.	1	Gine-graen Mulh'Computers	18/12	(1)
51	1/200	Soft American I	1	Icalable & Multi Kreaded archi tecturus.	19/12	(a b)
52	1/23	but productions	1	Dala flow & Hy brid archi recture	26/	e _h
53	185	Thousand Long	1	moduli-5. parallel programminy models.	28/12	àp.
54				Parallel languages & Compilers.	3%2	1
55	1,3,7		1	Dependence analysis of data avrays.	31/12)
56			1	parallel programming envisionments	1/1/ 2021	1

¥

Special Classes Futorials Assignments Seminars A Tests Portions Covered in the entire Semester Course Effectiveness Students Feedback Students Responce Result	(00	17		· · · · · · · · · · · · · · · · · · ·
Assignments Geminars A Tests Portions Covered in the entire Semester Course Effectiveness Students Feedback Students Responce	100	e 18t .		
A Tests Portions Covered in the entire Semester Course Effectiveness Students Feedback Students Responce		*/n		· · · · · · · · · · · · · · · · · · ·
A Tests Portions Covered in the entire Semester Course Effectiveness Students Feedback Students Responce		*/n		· · · · · · · · · · · · · · · · · · ·
Portions Covered in the entire Semester Course Effectiveness Students Feedback Students Responce		1/01		7
Course Effectiveness Students Feedback Students Responce		1/01		
Students Feedback Students Responce		To her		
Students Feedback Students Responce				
Students Responce	1	long	9009	
Describ	of the season	Very Very	g good.	
Result	o. of Studer	nts AP N	o. of Students Passed	% of Result
	59	1	59	100%
production Maryon	12	21		
Faculty in Charge	13	51		A 17
History and the Party of the	13.5	0 1	De	
Que de la companya della companya de	. (1	011	HOD's Si	gnature
Signature of Principal (& Remarks if	any)		DEPT OF GODDON'S OF	D.41
PRINCIPAL		S 1	Alvania Materia	The second second
Alva's Institute of Engg. & Icdmology, Mijer. MOCDEDER! - 5/4 225, D.K.	6 6	S)	milanimo Librid.	17.77 Janey's
Mijat. MOODESM 374 444	1 93 E	S 1		-250
HIST II OF PX F 3 2	D. E	· .		

MSI JHOFF SI

21 41 21 -1 11 11 10 10 10

21 11 21 11 11 11 p 6

alplatil udg

WHEN HIN CENT

MINER OF BEARING

A SA WAR A AR AR AR AR AR AR AR

ALVA'S INSTITUTE OF ENGINEERING

ND TECHNOLOGY

OODBIDRI - 574 225

Class: 7th CSE B.
Subject: Advanced Computer Aschikeling
No. of Classes held: 66

		Date / Month	1/4	5/9	7/0	19/9	12/0	14/9	17/9	19/4	21/9	24/9	26/4	2%	1/10	3/10	%
SI.	U.S.N.	Name	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1	14 CS 0 40	M.G. Shaetha	1	2	3	4	5	6	ァ	8	9	10	11	12	13	14	15
2	15CS 02	_	1	2	3	4	5	6	7	7	8	9	10	10	11	12	13
3	15CSO61	Naorem Lapon Des	1	2	3	3	4	4	4	5	6	7	8	9	10	tt	2
4	16 (5 015		1	2	3	3	4	5	5	6	7	8	9	9	10	ct .	Ē
5	16 (5063	2	1	2	3	4	5	6	7	8	9	10	11	12	13	19	ısı
6	16 CS 113	Tanoj. M	1	2	3,	4	5.	6	7	8	9	10	1+	12	13	14	15
7	1600078	Harshith S.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	9
8	1705003	Akehat Khandelwa	1	2	3	4	5	6	7	8	9	ю	11	12	13	14	15
9	1765004	1 11	41	2	3	4	5	6	7	8	9	10	1.1	12	13	14	15
10	C5006	ANIKuma B.N	1	2	3	4	5	6	7	8.	9	6	14.	12	3	14	15
11	008	Ansithe Poojary	1	2	3	4	S	6	7	8	3	10	ri (12	13	14	15,
12	004	Anistha U	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15,
13	611	Apporra H.P.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
14	013	Aruna. K.	1	2	3	4	5	6	7	8	9	10	4	12	13	14	15
15	014	Adrika	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
16	£17	Adherin	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
17	013	Achosini Dukareppa	1	2	3	4	5	6	7	8	9	10	11	12	13	14	12
18	022	Chethana J	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
19	624	8. Jasovin Joyline	1	2	3	4	5	6	7	8	9	w	11	12	13	14	15
20	01-5	Latte kiven AB.	1	2	3	4	5	6	7	8	9	10	31	12	13	14	15
21	627	Shanya Elvat	1	2	3	4	5	6	7	8	9	10	11	12	13	141	15
22	029	& Asya Eleton Ronald	1	2	3	4	5	6	7	8	9	B	n	12	13	14	15
23	031	Goverda Roshai Shira	1	2	-	4	5	6	7	8	9	ю	11	12	13	14	15
24	0.33	Hemaletha. S.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	18
25	036	Jayraj Chiray Keuna	1	2	3	4	5	6	7	8	9	10	11	12	13	14	18
26	037	John Alsters Tauco.	1	2	3	4	5	6	7	8	9	10	11 -	12	13	14	15
27	038	K. Thrishal	1	2	3	4	5	6	7	3	9	10	11	12	13	14	15
28	039	Kanaka. B.S.	1	2	3	4	S	6	7	8	9	10	1)	12	13	14	16
29	041	kauya	1	2	3	4	5	6	7	8	9	10	1)	12	13	14	18
30	042	Kauya R. Shetty.	1	2	2	4	8	6	7	8	9	10	11	12	13	14	18
Sta	ff Initials		B	B.	O	a	02	a	D	A	a	a	Od	OZ.	a	a	0

40	1%	1%	15/0	1/3	1%	2/0	24/0	29/0	3/11	%	%	%	12/1	2%
6	17	18	19	20	21	22	23	24	25	26	27	28	29	30
Ī	17	18	19	20	21	22	2,3	24	25	26	27	21	29	30
4	15	16	17	18	1-8	19	19	20	21	22	23	24	25	26
	14	15	16	16	17	18	18	19	20	21	22	43	24	25
	14	15	10	16	,17	18	1.9	20	211	21	20	23	24	24
C	17	118	19	20	21	22	2.3	24	72	26	23	28	29	30
	17.	18	19	20	21	22	2-3	24	25	26	22	2.8	29	30
6	17	18	19	20	21	22	23	24	25	26	27	29	29	30
10 N	17	18	19	20	21	22	23	24	25	26	27	28	289	30
6	,137	18	19	20	2,1	22	23	24	25	26	24	28	19	30
10	17	18	19	20	4	22	23	24	25	26	2)	28	29	30
6	117	18	19	20	21	2,1	20	24	25	246	27	23	2)	30
6	17	18	19	20	21	22	13	24	25	26	27	28	29	3°.
1	17	18	19	20	71	22	23	24	25	26	42	28	29	30 _.
6	P	18	19	20	21	21	23	24	25	26	2-)	28	29	30
4	1,7	8	19	20	21	22	23	24	25	2.5	23	23	29	30
2	19	18	19	20	4	21	2-2	24	45	26	23	23	29	30
6	Eli	1.8	19	20	4	22	23	24	25	26	وع	28	23	30
G	13	18	19	20	21	22	23	24	25	26	22	28	27.	30
9	12	18	15	20	4	22	23	24	25	26	29	28	3	२०
16	12	18	19	40	4	20_	23	4	35	26	24	28	28	30
6	17	18	19	20	4	22	23	24	25	2,6	7	28	23	Za
6	17	18	19	Ŝo	21	21	28	24	25	26	27	28	2 گ	30
le	12	18	119	20	4	21	23	24	25	26	2	4	3	30
4	17	18	19	20	21	22	23	24	25	26	27	28	29	20
6	17	B	19	20	21	22	23	24	K	26	27	248	29	20
(13	18	19	ro	4	22	23	24	25	26	23	28	29	30
6	137	18	19	w	21	22	23	24	25	26	22	28	29	30
6	17	18	16	w	2	22	23	24	25	26	20	28	29	20
C	17	1.8	19	20	24	22	23	rej	25	26	28	18	29	30
6	13	18	18	20	4	22	23	4	25	26	29	28	內	30
J	0	a	a	A	0	a	A	A	A	A	a	a	1	A

tudents attendence
onducted

nd.							
nau	cted	No. of Class	% of	Internal	Assessn	nent (35)	Average Marks
48	60	Attended	Atten- dance	1	9	m	Ave
	1	63	95%	4	6	7.00	10
	1,	62	931.		3	5	8
,	į	61	921.	7	13		10
ţ	1	60	90%	6	4	8	7
ì	1	63	95%	9		12	11
-	1	64	961	9	5	5	7
į.	1	63	95%	Se la	14	E 15	15
	1	64	96-1.	26	18	27	25
	ı	63	95%	22	17	19	20
	8	66	100%	20	14	09	15
a.J.	1	61	92%	22	14	23	20
- 4	1	63	95%	25	15	25	25
5.	,	64	96.1.	28	09	17	18
3.0		64	96%	18	19.	15	18
		63	95%	22	18.	23	21
4	1	63	95%		19	23	22
4	t	64	964	23	23.	21	23
- 8	į	64	96%	30	14	25	23
- 12	7	65	98%	30	30	30	30
	1	65	984	23	15	16	18
4	1	63	95%	21	20	16	19
2	3	62	934.	23	16	20	20
	1	63	95%	26	15	20	21
7	1	63	95%	12	15	12	13
-)	1	62	934.	23	16	23	21
	1	61	921	21	12	15	16
	1	62	934		08	23	18
	t	62	931	19	14	25	20
	j	60	901	18	15	17	17
		61	92%		11	16	14
	_	- Da	Ob.	B		02	Od.

ALVA'S INSTITUTE OF ENGINEERING

MIJAR

ID TECHNOLOGY

OODBIDRI - 574 225

Class: The CSE B Subject: Advanced Computer Architecture No. of Classes held: 66

	f Classes hel	u . 66		,						10	0.4	244	20	28/	11	3/			
	Ċ	Date / Month	1/9	5/9	7/9	19/9	12/4	44	17/9	19/9					1/0	700	50 mag	1% 17, 15, 17, 19, 24, 24, 29, 21, 51, 7,	9, 12, 29,
SI. No.	U.S.N.	Name	1	2	3	4	5	6	7	8	9	10	_	-	13			17 18 19 20 21 22 23 24 25 26 27	28 29 30
1 1	17CS045	Lateck Blogn	١	2	3	1	5	6	7	8	9	10	1)	12	1	14		17 18 19 20 21 22 23 24 25 24 27	281930
2	047	MC Suchithera Hygod	١	2	3	4	5	6	7	8	9	10	1)	12	13	14	15	17 18 19 20 21 22 23 24 25 24 2	1 1
3	053	Nork Nayan Garapat	1	2	3	4	5	6	7	8.	9	100	11	1.2	13	14	15	17 18 19 20 4 22 23 24 25 2627	
4	054	Nandta R. Shelly	1	2	3	4	5	6	7	8	9	10	1)	12	13	14	15	17 18 19 20 21 22 23 24 25 26 27	1 1
5	056	Pallais:	1	1	3	4	5	6	7	8	9	10	1)		13		15	1718 19 2021 22 23 24 25 2425	21 2930
6	057	Pavane P.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	1-718 19 2021 22 23 24 25 26 27	
7-	059	Prajna, P		2	3	4	S	6	9	8	9	10	11	12	13	14	15	1718 1920212223245262	23 2930
8	062	Praven Kumar S.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	11718 19 20 21 22 23 24 25 2627	29 30
9	065	Pree thi	1	2	3	4	5	6	7	8	9	10	11	1.2	13	14	15	1718 19202122 23 2425 2627	2329 30
10	074	Ramitha. Y.S.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	17 18 19 2021 22 23 24 25 24 25	132930
11	078	Rohan Varaista EM	1	2	3	4	5	6	7	8	9	10	11	1-2	13	14	15	117,18 19 20 21 22 22 24 25 26 27	22 29 30
12	679	Rousha 101 (a)	1	2	3	4	5	6	7	8	9	10	11	1.2	1.3	14	15	17 18 19 202122 23 2425 2627	
13	083	Shah Shruvill Amit	1	2	3	4	5	6	7	8	9	10	11		13	130	15	17 48 19 20 21 22 23 24 25 25 25	
14	084	Shalfa Shala	1	2	3	4	5	6	7	81	9	10	11	12	13	-	100,000,000	47 18 19 2021 22 2324 252627	-
15	085	Shankhay Atish Manoj	1	2	3	4	5	16	7	8	9	10	4	12	13	14	15	17 18 19 20 31 22 23 2425212	-
16	086	Shelly Andrif Suresh	1	2	3	4	8	6	7	81	9	10	11	12	13	14	15	17 18 19 20 21 22 22 24 25 24 25	The state of the s
17	087	Shelly Disha Ravindra	1	2	3	4	8	6	7	81	7	10	1)	12	13	14	15	171119202122232425265	-
18	094	Sindha Nap 13	1	2	3	4	5	6	7	81	9	10	11	12	13	14	15	17 18 19 20 21 22 23 24 25 24 25	
19	094	Soundarya R.	1	1_	3	4	5	76	7	81	9	10	11	12	13	14	15	1718 19 20 21 22 23 2425 24 2	and the same of th
20	098	Spoorthi Balaji	1	2	B	4	5	6	7	81	9	10	44	12	13	14	15	17 18 19 20 21 22 23 24 25 28 2	-
21	099	Shrilatha K hamath	1	1_	3	4	5	6	7	8	9	10	A	1.2	13	14	15	1718 19 2021 22 23 24 25 26 2	- dimensional dimensional
22	102	Sishen tha	1	2	3	4	5	6	7	81	9	10	11	1,2	13	14	15	17 18 17 20 21 22 23 24 25 26 2	4
23	102	Sushnal the B. Poojary	, '	-	3	4	5	6	7	81	9	10	11	12	13	14	15	1718 19 20 M 22 23 24 25 26 25	-
24	100	Varshitha	1	-	3	4	5	6	7	8	9	10	11	12	13	14	15	(17 18 17 2021 21 23 24 15 26 2	- mary man distance
25	107	Vidya K.C.	1	L	3	4	5	6	7	8	9	10	11	12	13	14	15	6 17 18 19 20 21 22 23 24 25 26 2	
26	114	Nirilesha A	1	_	3	4	5	6	7	8	9	10	11	12	13	14	15	6 17 1819 2021 22 23 24 25 26 25	
27	118	Jaiditya . Y.	1	L	3	4	5	6	7	8	9	10	11	12	13	14	15	6 17 48 19 20 21 22 23 24 25 26 2	
28	123	printhes B.C.	1	-	3	4	5	_	7	8	9		41	1.2	13	-	_	6 17 18 19 20 21 22 23 2425 26 2	128 29 30
29	400	Sagar B.V.	1	2	3	4	5	6	.7	8	9				13		15	17 18 19 20 21 22 23 24 25 26 22	2950 30
30	4 3	11 201 121 19						18		ul			-	1	\vdash	-	_		
SI	aff Initials	A A A A	0	a	0	B	02	0	a	A	a	12	A	1	n	A	A	Lagrananana	09 09 05

tudents attendence
nducted

ndu	cted	No. of Class		Internal	Assess	ment (38	Average
48	60	Attended	Atten- dance	1	4	m	Ave
		63	95%	219	10	07	12
		64	964	28	18.	21	23
		63	95%	30	30	30	30
		61	92%	27	14	23	22
		62	931.	19	16	16	17
		61	924	19	15	21	19
		63	95%	20	12	13	15
		64	96%		15	12	11
		62	93%	23	15	16	13
		62	934	23	15	22	20
		63	951	17	13	17	16
		63	95%	16	12	24	18
		Eus	951	30	23	25	26
		64	964	16	14	28	19
		69	964	30	23	24	26
		65	98%	26	14	25	21
		68	100%		15	17	16
		63	954	17	15	15	18
		62	93×	15	08	10.	11
		63	95%	14	R	23	17
		68	95x	15	16	25	19
		64	96%	16	19	19	18
		64	96-1	19	21	16	19
		64	98%		21	18	21
		65	984	28	23		£3_
		64	98.1		14.	20	19
		65	98%	-	15	18	18
		63	954	-	6		<u>\$11</u>
		62	93x	19	9	10	11
							^
		12	02	02	04	09	Od.

AIET		INT	ΓER	NAL E	XAM F	RESULT	Γ ANAL)	/SIS		Forma Issue Rev. N	No.	ACD 12 01 00
	C.	7=							Semeste	er		TH)
Department									Subject		17	CSF2
Total No. of Students			5	7					Academ	ic Year	20	20-21
		Т-	Nui	mber o	f Studer	nts	Signa	ature		Rer	narks	
Test	Date	Atten		0-14	15-20	21-25	Faculty	HOD				
T ₁	26/11	20 5	9	10	19	29	De c	gy				
T ₂	21/2/	20 5	8	26	34	8	A.	Art				
T ₃	13/01	21 5,	6	11	21	24	De	69				
T ₄								.,,				
T ₅												

Signature of Staff in - charge

HOD's Signature

	PROGRAM OUTCOMES (POs)
PO1	Engineering knowledge: Apply the knowledge of mathematics, science, Engineering fundamentals and an engineering specialization to the solution of complex engineering problems.
P02	Problem analysis: Identify, formulate, review research literature, and analyze complex engineering problems reaching substantiated conclusions using first principles of mathematics, natural sciences and engineering sciences.
P03	Design/development of solutions: Design solutions for complex engineering problems and design system components or processes that meet the specified needs with appropriate consideration for the public health and safety, and the cultural, societal and environmental considerations.
P04	Conduct investigations of complex problems: Use research-based knowledge and research methods including design of experiments, analysis and interpretation of data, and synthesis of the information to provide valid conclusions.
P05	Modern tool usage: Create, select, and apply appropriate techniques, resources, and modern engineering and IT tools including prediction and modeling to complex engineering activities with an understanding of the limitations
P06	The engineer and society: Apply reasoning informed by the contextual knowledge to assess societal, health, safety, legal and cultural issues and the consequent responsibilities relevant to the professional engineering practice.
PO7	solutions in societal and environmental contexts, and demonstrate the knowledge of, and need for sustainable development.
P08	Ethics: Apply ethical principles and commit to professional ethics and responsibilities and norms of the engineering practice.
PO9	Individual and team work: Function effectively as an individual, and as a member or leader in diverse teams, and in multidisciplinary settings.
PO10	Communication: Communicate effectively on complex engineering activities with the engineering community and with society at large, such as, being able to comprehend and write effective reports and design documentation, make effective presentations, and give and receive clear instructions.
PO11	Project management and finance: Demonstrate knowledge and understanding of the engineering and management principles and apply these to one's own work, as a member and leader in a team, to manage projects and in multidisciplinary environments.
PO12	independent and life-long learning in the broadest context of technological change
	PROGRAM SPECIFIC OUTCOMES (PSOs) ACTS Cond.
- 1	
PSO1	Profiguel skilly. Shalet willed
PSO1	Profiguel skilly shalf with
	Profiguer skilly shoot without for the solvy skill successful Caleer ast Entreptip.
PSO2	
PSO2 -	
PS02	Succeptul Caler ad Entemptip. PROGRAM EDUCATIONAL OBJECTIVES (PEOS)
PS02	Succeptul Caleer ad Entreppinip.
PS02	Succeptul Calver ast Entreppinip. PROGRAM EDUCATIONAL OBJECTIVES (PEOS) Exhibit fuclanted strength in core cares of comp. English solve the problem of camputy world. Adapt and contained the emergy technolysal chee
PS02	PROGRAM EDUCATIONAL OBJECTIVES (PEOS) Exhibit furlameted streight in core cases of comp. Engles to solve to probley of computer world