(Effective	from the academic	RCHITECTURES			
	SEMESTER -	VIII			
Course Code	18CS733	CIE Marks	40)	
Number of Contact Hours/Week	3:0:0	SEE Marks	60	-	
Total Number of Contact Hours	40	Exam Hours	03		
	CREDITS -	2	103		
Course Learning Objectives: This co	urse (18CS733) will	enable students to:			
 Describe computer architecture Measure the performance of ar Summarize parallel architecture 	chitectures in terms	of right managed			
Module 1				Contac	
Theory of Parallelism: Parallel Compu and Multicomputer, Multivector and S and Network Properties, Conditions of Program Flow Mechanisms, System Performance, Performance Metrics and Performance Laws. For all Algorithm of Chapter 1 (1.1to 1.4), Chapter 2(2.1to RBT: L1, L2 Module 2	of Parallelism, Programmers, Programmers Architectures, Parallel France, Programmers, Programme	RAM and VLSI Models, P ram Partitioning and Sche tectures, Principles of S Processing Applications, Sp	rogram duling,	Hours 08	
Hardware Technologies 1: Processor Technology, Superscalar and Virtual Memory Technology. For all sufficient. Chapter 4 (4.1 to 4.4) RBT: L1, L2, L3 Module 3	Vector Processors, Algorithms or m	Memory Hierarchy Techrechanisms any one exan	nology, nple is	08	
Hardware Technologies 2: Bus Memory Organizations, Sequential Superscalar Techniques, Linear Pipelin Algorithms or mechanisms any one exar Chapter 5 (5.1 to 5.4) Chapter 6 (6.1 to RBT: L1, L2, L3	and Weak Consis e Processors, Nonlingle is sufficient.	Memory Organizations, tency Models, Pipelinin near Pipeline Processors.		08	
Parallel and Scalable Architectures: Marallel and Scalable Architectures: Maystem Interconnects, Cache Coherencessing Mechanisms, Multivector and Multivector Multiprocessors, Compound Dataflow Architectures, Latency-Hiding Grain Multicomputers. For all Algorithm Chapter 7 (7.1,7.2 and 7.4) Chapter 8 (BT: L1, L2, L3	ce and Synchroni SIMD Computers d Vector Processing g Techniques, Prince as or mechanisms an	zation Mechanisms, Me , Vector Processing Prin , Scalable, Multithreaded ciples of Multithreading, y one example is sufficient	essage- ciples, l, and	08	
Module 5 oftware for parallel programming: Pa rogramming Models, Parallel Languag rrays. Instruction and System Level P rchitecture, Contents, Basic Design	ges and Compilers, arallelism, Instruction	Dependence Analysis of on Level Parallelism, Cor	Data	08	

Processor, Compiler-detected Instruction Level Parallelism ,Operand Forwarding ,Reorder Buffer, Register Renaming ,Tomasulo's Algorithm. For all Algorithms or mechanisms any one example is sufficient.

Chapter 10(10.1 to 10.3) Chapter 12(12.1 to 12.9)

RBT: L1, L2, L3

Course Outcomes: The student will be able to:

- Explain the concepts of parallel computing and hardware technologies
- Compare and contrast the parallel architectures
- Illustrate parallel programming concepts

Question Paper Pattern:

- The question paper will have ten questions.
- Each full Question consisting of 20 marks
- There will be 2 full questions (with a maximum of four sub questions) from each module.
- Each full question will have sub questions covering all the topics under a module.
- The students will have to answer 5 full questions, selecting one full question from each module.

Textbooks:

1. Kai Hwang and Naresh Jotwani, Advanced Computer Architecture (SIE): Parallelism, Scalability, Programmability, McGraw Hill Education 3/e. 2015

Reference Books:

1. John L. Hennessy and David A. Patterson, Computer Architecture: A quantitative approach, 5th edition, Morgan Kaufmann Elseveir, 2013

Dept. Of Computer Science & Engineering Alva's Institute of Engg. & Technology

Mijar, MOODBIDRI - 574 225