ANALOG AND DIGITAL ELECTRONICS

[As per Choice Based Credit System (CBCS) scheme] (Effective from the academic year 2017 -2018)

(Effective from the academic year 2017 -2018) SEMESTER - III					
Subject Code	17CS32	IA Marks	40	40 60 03	
Number of Lecture Hours/Week	04	Exam Marks	60		
Total Number of Lecture Hours	50	Exam Hours	03		
	CREDIT	$\Gamma S - 04$	l .		
Module -1				Teaching Hours	
Field Effect Transistors: Junction Field and MOSFETs, Biasing MOSFETs, F. Integrated Circuit(IC) Multivibrators. I Opamp, Performance Parameters, Op Circuit, Comparator, Active Filters, I Voltage Converter, Voltage-To-Current Text book 1:- Ch5: 5.2, 5.3, 5.5, 5.8, 5. 17.15, 17.18, 17.19, 17.20, 17.21.)	ET Applications, ntroduction to O erational Amplite Non-Linear Ampl Converter.	CMOS Devices. Wave perational Amplifier Application Circuifier, Relaxation Osc	ve-Shaping Circuits: :: Ideal v/s practical cuits:Peak Detector cillator, Current-To-	10 Hours	
Module -2 The Basic Gates: Review of Basic Log Combinational Logic Circuits: Sum- Quads, and Octets, Karnaugh Simplif Product-of-sums simplifications, Simpl covers, HDL Implementation Models. Text book 2:- Ch2: 2.4, 2.5. Ch3: 3.2 t	of-Products Meth ications, Don't-ca ification by Quine	od, Truth Table to K are Conditions, Produ	arnaugh Map, Pairs ct-of-sums Method,	10 Hours	
Module – 3					
Data-Processing Circuits: Multiplexon Decoders, Seven Segment Decoders, Checkers, Magnitude Comparator, Programplementation of Data Processing Ciffip-Flops: RS Flip-Flops, Gated Flip-FLOPs, Edge-triggered JK FLIP-FLOPs, Edge-triggered JK FLIP-Flops Text book 2:- Ch 4:- 4.1 to 4.9, 4.11, 4	Encoders, Exclusive Encoders, Exclusive Exclus	usive-OR Gates, Par Logic, Programmable Building Blocks, Ar ggered RS FLIP-FLOI	ity Generators and Logic Arrays, HDL ithmetic Logic Unit P, Edge-triggered D	10 Hours	
Module-4				1	
Flip- Flops: FLIP-FLOP Timing, JK I Various Representation of FLIP-FLOPs Registers, Serial In - Serial Out, Serial I Out, Universal Shift Register, Applica Counters: Asynchronous Counters, De Modulus.	s, HDL Implement In - Parallel out, Pations of Shift Re	ation of FLIP-FLOP. arallel In - Serial Out, gisters, Register imple	Registers: Types of Parallel In - Parallel ementation in HDL.	10 Hours	

(Text book 2:- Ch 8: 8.6, 8.8, 8.9, 8.10, 8.13. Ch 9: 9.1 to 9.8. Ch 10: 10.1 to 10.4)

Module-5

Counters: Decade Counters, Presettable Counters, Counter Design as a Synthesis problem, A Digital Clock, Counter Design using HDL. **D/A Conversion and A/D Conversion:** Variable, Resistor Networks, Binary Ladders, D/A Converters, D/A Accuracy and Resolution, A/D Converter-Simultaneous Conversion, A/D Converter-Counter Method, Continuous A/D Conversion, A/D Techniques, Dual-slope A/D Conversion, A/D Accuracy and Resolution.

10 Hours

Text book 2:- Ch 10: 10.5 to 10.9. Ch 12: 12.1 to 12.10

Course outcomes: After Studying this course, students will be able to

- Explain the operation of JFETs and MOSFETs, Operational Amplifier circuits and their application
- Explain Combinational Logic, Simplification Techniques using Karnaugh Maps, Quine McClusky technique.
- Demonstrate Operation of Decoders, Encoders, Multiplexers, Adders and Subtractors, working of Latches, Flip-Flops, Designing Registers, Counters, A/D and D/A Converters
- Design of Counters, Registers and A/D & D/A converters

Question paper pattern:

The question paper will have ten questions.

There will be 2 questions from each module.

Each question will have questions covering all the topics under a module.

The students will have to answer 5 full questions, selecting one full question from each module.

Text Books:

- 1. Anil K Maini, Varsha Agarwal: Electronic Devices and Circuits, Wiley, 2012.
- 2. Donald P Leach, Albert Paul Malvino & Goutam Saha: Digital Principles and Applications, 8th Edition, Tata McGraw Hill, 2015

Reference Books:

- 1. Stephen Brown, Zvonko Vranesic: Fundamentals of Digital Logic Design with VHDL, 2nd Edition, Tata McGraw Hill, 2005.
- 2. R D Sudhaker Samuel: Illustrative Approach to Logic Design, Sanguine-Pearson, 2010.
- 3. M Morris Mano: Digital Logic and Computer Design, 10th Edition, Pearson, 2008.